Title:
STORAGE STRUCTURE AND ERASE METHOD THEREFOR
Document Type and Number:
WIPO Patent Application WO/2021/109244
Kind Code:
A1
Abstract:
The present invention provides a storage structure and an erase method therefor, which can perform an erase operation on blocks B1... Bn, n being an integer greater than or equal to 2. The storage structure comprises a first bank, a second bank, and a controller, the blocks being alternately provided in the first bank and the second bank sequentially according to serial numbers, and the controller being configured to control the blocks to sequentially perform an erase operation according to the serial numbers by using a set erase manner; the erase operation comprises sequentially performing a first process and a second process; and the erase manner comprises: when a block Bi performs the second process, a block Bi+1 performs the first process, where i∈[1, n-1]. In the present invention, two adjacent blocks synchronously perform the first process and the second process, thereby saving the erase time for complete erase of the storage structure, increasing the erase efficiency, and requiring no additional circuit, allowing implementation without increasing costs.
More Like This:
| WO/1999/013513 | NON-VOLATILE MEMORY CELL |
| JP2021026786 | SEMICONDUCTOR STORAGE DEVICE |
| JPH0737396 | NEGATIVE VOLTAGE WORD LINE DECODING METHOD AND EEPROM ADOPTED THAT |
Inventors:
JEONG JONGBAE (CN)
Application Number:
PCT/CN2019/125965
Publication Date:
June 10, 2021
Filing Date:
December 17, 2019
Export Citation:
Assignee:
WUHAN XINXIN SEMICONDUCTOR MFG (CN)
International Classes:
G11C16/14; G06F3/06
Foreign References:
| CN106205706A | 2016-12-07 | |||
| CN103559911A | 2014-02-05 | |||
| CN101923900A | 2010-12-22 | |||
| CN102543195A | 2012-07-04 | |||
| US20070058444A1 | 2007-03-15 |
Attorney, Agent or Firm:
SHANGHAI SAVVY INTELLECTUAL PROPERTY AGENCY (CN)
Download PDF:
Previous Patent: STORAGE STRUCTURE AND ERASING METHOD THEREOF
Next Patent: GATE DRIVE CIRCUIT, CONTROL METHOD THEREFOR, AND DISPLAY DEVICE
Next Patent: GATE DRIVE CIRCUIT, CONTROL METHOD THEREFOR, AND DISPLAY DEVICE