| Document |
Document Title |
|
JP4097318B2 |
|
|
JP2008519558A |
A method and apparatus generating an error signal and an update vector signal used to generate filter tap coefficients for an equalizer filter residing in an equalizer. The equalizer filter outputs an equalized signal in response to rece...
|
|
JP2008131066A |
To provide a level measuring circuit which has a small circuit scale of a band-limiting filter of a down converter and also has high response speed.The band-limiting filter of the digital down converter is composed of a CIC filter having...
|
|
JP4093362B2 |
|
|
JP4095679B2 |
In a method for reducing data in a multi-channel data transmission, existing cross-relations between the signal channels are determined with due consideration of the transit-time difference. Upon the data transmission, a signal channel, ...
|
|
JP4091449B2 |
|
|
JPWO2006048958A1 |
Adjustment with an original filter having a first filter coefficient with a symmetrical numerical sequence and a second filter coefficient that realizes the reverse frequency amplitude characteristic B that is in contact with the frequen...
|
|
JP2008113123A |
To make input data subject to sampling conversion for outputting so as to be synchronized with the clock of a frequency which is supplied to a clock source different from an input clock, and not a rational multiple of the frequency of th...
|
|
JP2008113429A |
To provide a digital data transmission apparatus which is capable of recording/transmitting received digital data, without converting them, while keeping fidelity thereof with simple configuration.In the case of fsfs', the number of samp...
|
|
JP4087047B2 |
|
|
JPWO2006025332A1 |
To provide an inexpensive and high-performance sampling rate conversion arithmetic unit that simultaneously satisfies the low latency required for conversational voice data and the high sound quality required for audio data. The first di...
|
|
JP2008109279A |
To provide an audio signal processor capable of reducing the circuit scale of a FIR (Finite Impulse Response) filter for digital-filtering audio signals different in sampling frequency.A sampling rate converter 1 down-converts an audio s...
|
|
JP4079478B2 |
To reduce the effect of masking. The circuit is provided with an amplitude changing circuit 15 that changes the amplitude of a consonant component of a voice signal, a start point detection circuit 23 that detects a start point of a voic...
|
|
JP4081002B2 |
The waveform equalizer ( 6 ) for obtaining a corrected signal S' by performing a waveform equalization to a read signal S read out from an information carrier ( 1 ). The waveform equalizer ( 6 ) has a first filter ( 61 ) able to perform ...
|
|
JP4080871B2 |
A system for digital filtering includes a set of logic gates, a state storage, and a multiplexer. The state storage includes two or more storage banks and may also include combinatorial logic and/or at least one lookup table. In one appl...
|
|
JP4080033B2 |
|
|
JP4076706B2 |
|
|
JP4077383B2 |
In an active noise cancellation system having an adaptive filter (16b) that outputs a control signal, first and second speakers (20f, 20r) that emit a canceling signal generated based on the control signal, a microphone (22) that detects...
|
|
JP4076553B2 |
A calibration system for calibrating a linearity corrector using the sum of filter products is proved, along with a method of calibrating the linearity corrector. The calibration system includes a first and second signal generator for in...
|
|
JP4075110B2 |
|
|
JP2008085964A |
To quickly eliminate influence of jitter in a clock signal while suppressing circuit size of a sampling frequency converting apparatus.The sampling frequency converting apparatus 30 produces data DA2 synchronized to a clock signal LRCKb ...
|
|
JP2008085923A |
To cause a digital filter to make computation with an accuracy of computation adapted to conditions of an execution of filtering-processing and avoid needless electrical power consumption.Filter coefficients in a coefficient storing sect...
|
|
JP4072299B2 |
A matched filter has a circuit calculating an exclusive-OR of two input data, a circuit calculating an exclusive-OR of two codes corresponding to the two input data, respectively, and a correlation processor. The correlation processor, u...
|
|
JP4072855B2 |
Method and arrangement for converting the sample rate of a higher sample rate discrete time signal to a lower sample rate discrete time signal or vice versa. A recursive signal processing algorithm with low pass filtering function is use...
|
|
JP2008079183A |
To provide a limiter apparatus capable of preventing clipping by a simple circuit configuration.An analog level regulator 7 is a circuit for regulating a level of an analog signal input to an input terminal 6 and regulates the level in a...
|
|
JP4070835B2 |
The method involves using a circuit which has an analogue-digital converter (1) that also stores the analogue signal ÄS(f)Ü and then converts it into a digital signal, with a scanning frequency at least twice the highest frequency in t...
|
|
JP2008072411A |
To provide coefficient interpolation equipment interpolating coefficients while preventing the occurrence of edges.When the coefficient interpolation equipment is stopped while a VALUE 16 is "1" and a difference (Difference) is not "0", ...
|
|
JP2008072611A |
To provide a transposed digital finite impulse response filter that achieves higher speed operation.An input signal IN and tap coefficient an is multiplied in bit unit by a pre-processor 10 of TAPN-TAP1, and outputted. Output signals of ...
|
|
JP4067548B2 |
An audio signal reproduction device of the invention has a seventh-order delta-sigma modulation circuit that receives a PCM signal and that performs delta-sigma modulation on the PCM signal, a PWM circuit that performs pulse width modula...
|
|
JP2008067294A |
To provide a digital signal processor which curbs the increase of device components required for a process of a digital signal in which the sampling frequency of an input signal and that of an output signal are different from each other....
|
|
JP4061791B2 |
A digital data reproducing apparatus and method are provided, which are capable of reproducing both digital audio data from the main body of the apparatus and digital data from an external interface, using a simple construction. A main b...
|
|
JP4064536B2 |
|
|
JPWO2005104365A1 |
The input frequency characteristics based on the specifications are determined by inputting a standard function, calculating a finite length interpolation function, and shifting the frequency characteristics of the interpolation function...
|
|
JP2008061053A |
To prevent noise caused when starting new processing.A data signal is stored in a partial storage region of a data RAM 74. When a logic level of a control signal CTL becomes "0" indicating invalidity of processing, a control unit 71 sets...
|
|
JP4058174B2 |
A differential microphone (50) produces a differential pair of output signals which are applied by a differential analogue amplifier (52). The amplified differential signals are converted to 1-bit form by a pair of analogue to digital co...
|
|
JP4058176B2 |
An audio signal processor for processing 1-bit signals, comprises an input (40) for receiving a 1-bit signal, means (41,42) for applying a predetermined filter characteristic to the 1-bit signal whereby the signal is also converted to an...
|
|
JP4057503B2 |
|
|
JP4058175B2 |
A signal processor for processing 1-bit signals comprising at least a pair of Delta Sigma Modulators (DSM) coupled in series, one of the said pair of DSMs having an signal-band noise-shaping filter characteristic complementary to the sig...
|
|
JP4053512B2 |
A device for removing an interference signal with a different characteristic included in input signals and an interference signal removing method are disclosed. The device for removing an interference signal comprises an IIR notch filter...
|
|
JP4053884B2 |
A multi-carrier filter for a wireless communications system employing a multi-carrier signal. The multi-carrier filter includes a first mechanism for receiving the multi-carrier signal and extracting carrier signal components of the mult...
|
|
JP2008505517A |
A polyphase filtering method and a polyphase filter is described having N polyphase branches, which receives input samples, an a single branch of the polyphase filter is selected for an interpolation of an input sample. A noise shaping m...
|
|
JP2008505515A |
A method and apparatus are described for asynchronous sample rate conversion, in particular those which use an interpolating filter, especially a polyphase interpolating filter (FB4). The input and output signals have jitter but the poly...
|
|
JP4049720B2 |
|
|
JP4048247B2 |
A resampler (1) is used to convert a digital input signal string (Sin) with an input sampling rate (fin) into a digital output signal string (Sout) with an output sampling rate (fout). An estimating unit (11) estimates a sampling rate ra...
|
|
JP4042229B2 |
|
|
JP4043521B2 |
A base station in a radio communication system uses complex bandpass filters OMEGA1, OMEGA2, . . . ,OMEGAN and down-sampling to channelize a wideband signal containing many channels or channel groups.
|
|
JP2008022334A |
To provide a sampling frequency ratio calculating circuit which is less affected by a pulse noise.The sampling frequency ratio calculating circuit has an edge detector which outputs an edge detection signal indicating that an edge of eac...
|
|
JP4039642B2 |
A phased array sector scanning ultrasonic system includes a separate beamformer channel for each respective element in an ultrasonic transducer array. Each beamformer channel has a three-stage complex FIR filter downstream of an analog-t...
|
|
JP4040041B2 |
There is provided a method of converting a resolution of video signals, the method comprising steps: (a) calculating up-sampling and down-sampling ratios based on a resolution of an input video signal and a desired resolution of an outpu...
|
|
JP2008502241A |
A reconfigurable digital signal processing system comprises a serial to parallel converter comprising at least one delay block and at least one decimation block arranged to convert, in use, a first serial signal with a first sampling rat...
|
