| Document |
Document Title |
|
JPH10303657A |
To prevent PWM pulse from being outputted in the absence of a signal by providing a 1st PWM modulation part which outputs a 1st PWM pulse proportional to the absolute value of an input signal and an inverting amplifier which outputs a 2n...
|
|
JPH10303754A |
To provide a PWM circuit capable of arbitrarily multiplying carrier frequency with high resolution and low pulsating component without causing phase fluctuation. A signal C [=Cn-1, Cn-2,..., C1, C0] generated by a ring counter 1 is given...
|
|
JP2816389B2 |
A pulse width modulator comprises: a reload register (8) which stores data D1 set as an initial value of data D and loads to a waveform timer (3), every time one waveform cycle is counted; a comparing circuit (10) which compares the data...
|
|
JPH10270946A |
To provide an oscillation circuit capable of generating a stable frequency modulation output with a simple circuit configuration by receiving a modulation signal. This circuit has 1st and 2nd gate circuits 1, 2 whose input and output ter...
|
|
JP2807853B2 |
In an output circuit for pulse width modulation of an input signal and output of it to a predetermined vibrating section, power consumption is remarkably reduced with a comparatively simple configuration. The output circuit with a compar...
|
|
JP2797415B2 |
|
|
JP2798918B2 |
|
|
JPH10243658A |
To handle the control signal of a power switching element by dividing is frequency of a basic memory scanning clock signal by the division value which is directed primarily from a look up table by a digital selection command and is incre...
|
|
JPH10233673A |
To reduce the amount of an operation circuit and to reduce a chip size by providing two or more output drivers for generating the shifted output currents in first and second phases and sharing a current limiting circuit. A high potential...
|
|
JPH10224192A |
To provide a PPM modulation circuit which has a superior characteristic. A shaping circuit 12 shapes an oscillation signal of a crystal oscillator circuit 11 into a rectangular wave signal. Plural variable delay circuits 13 to 16 are cas...
|
|
JPH10215422A |
To provide the AGC circuit that needs no analog AGC IC in which precise automatic control is conducted. The AGC circuit includes an A/D conversion section 20, an AGC gate pulse generating section 10, and a top voltage control section 30....
|
|
JPH10209829A |
To provide the pulse signal generator with a simple configuration that generates a pulse width modulation(PWM) signal consisting of an open loop having a uniform clock system. A PWM voltage generator includes a PLL that generates a clock...
|
|
JP2777982B2 |
A pulse width modulation circuit comprises a data register for separating a data pulse signal into a first selection signal and a second selection signal, a delay signal generator for processing the first selection signal and a clock sig...
|
|
JP2776533B2 |
|
|
JPH10163832A |
To provide a frequency modulation circuit which reduces a modulation error of a frequency modulation signal which is caused by inductive noise that is superimposed on high-tension side set voltage of a monostable multivibrator. This circ...
|
|
JPH10163764A |
To more efficiently amplify an input signal having an envelope in a wide dynamic power range and to compensate generated phase delay by generating a comparison output signal from an input signal and a reference signal and generating the ...
|
|
JPH10506258A |
Input-voltage-controlled pulse generator (VCO-PWM) for driving a pulse converter or switch-mode power supply with a variable duty ratio and a fixed maximum test level and variable clock frequency.
|
|
JP2748648B2 |
|
|
JP2739904B2 |
A two-state modulation system includes a hysteretic comparator (31, 36) with variable thresholds, a two-state processor (11) and an integrating element (16). A summing circuit (23) combines the signal input (S1), a delay compensating sig...
|
|
JPH1098875A |
To provide a switching regulator for reducing current loss in a booster switching regulator. A switching regulator comprises an oscillator 3 for generating a triangular waveform, a comparator 4 for comparing the triangular waveform gener...
|
|
JPH1084264A |
To provide the pulse width modulation(PWM) signal generator by which a signal TSET is easily outputted to the outside of the PWM signal generator and the signal TSET is controlled as required. When an input terminal 142 is at an H level,...
|
|
JP2732510B2 |
|
|
JPH1065504A |
To provide a pulse width modulation circuit by which a motor is controlled with a low noise sound. When a comparator CP1 (hereinafter called 'CP1') provides an output of a high level, a timing capacitor Ct (hereinafter called 'Ct') is ch...
|
|
JPH1056781A |
To match the waveform of output voltage with a voltage command regardless of the polarity of output current. At the rising or falling of a voltage command Vout*, a dead time compensation circuit 10 determines the polarity of an output cu...
|
|
JPH1052062A |
To prevent the breakage of the semiconductor switching element of the main circuit and stably control the element, by providing a limiting value for limiting a voltage command so that the command cannot exceed the amplitude of carriers, ...
|
|
JP2563045Y2 |
|
|
JP2717662B2 |
|
|
JP2711025B2 |
A circuit generates control signals used in pulse width modulation. A square wave signal generator generates a square wave signal based on the value of a sawtooth signal. The sawtooth signal has a maximum voltage level and a minimum volt...
|
|
JP2710702B2 |
PURPOSE:To variably control an operation of the discharge lamp burning device and to constitute it by one microprocessor even when a remote control function is provided. CONSTITUTION:Control data responsive to a control command is interm...
|
|
JPH10501680A |
A pulse width modulator (PWM) circuit for generating pulses to enable a driver control unit to drive a pair of switching circuits for an electric motor including an input section for receiving an N bit digitized input signal to be modula...
|
|
JP2710701B2 |
A meter drive apparatus using a counter (12, 40) for counting reference clocks and a comparator (20, 22) for comparing the output value of the counter (12, 40) and the data indicating a directive target of a meter (26). The output of the...
|
|
JPH1028383A |
To provide a PWM signal generator which facilitates the improvement of the responsiveness of a PWM signal to a control object power supply by the proper control of the maximum value of the PWM signal. In the case of, for instance a signa...
|
|
JP2701410B2 |
|
|
JP2698580B2 |
A voltage to pulse-width conversion circuit includes a counter which counts a reference frequency signal and produces a multi-bit digital value; a digital/analog converter which converts the digital value into an analog signal; and a vol...
|
|
JPH104341A |
To provide the data transmission method in which a current consumption in a light emitting element is considerably reduced. In the case of sending binary data denoting a count n in a plurality of bits, the data are sent in a way that a t...
|
|
JP2692791B2 |
|
|
JP2688746B2 |
|
|
JP2685831B2 |
PURPOSE:To attain miniaturization and to reduce the power consumption by adding a linear element applying level adjustment to a sound signal and a summing transistor(TR) and applying current summing to the video signal and the sound sign...
|
|
JP2679307B2 |
|
|
JP2674648B2 |
|
|
JP2661222B2 |
PURPOSE:To output an accurate pulse without affecting on the response time of interruption or the data of a counter by prohibiting the same interruption processing for plural times in one pulse cycle by hardware. CONSTITUTION:A prohibiti...
|
|
JPH09264799A |
To provide a semiconductor sensor capable of obtaining high sensitivity digital output with a simple circuit using CMOS technology. A CMOS sensor 5 has a PMOS transistor PQ1 and NMOS transistor QN1 modulated by the pressure at a channel ...
|
|
JPH09264798A |
To provide a semiconductor sensor capable of obtaining high sensitivity digital output for reducing the influence of noise by accurately digitizing and outputting the sensor output with a simple circuit using CMOS technology, and particu...
|
|
JPH09229012A |
To improve response against sudden change of a required duty value. This pulse signal output control device is constiuted so that it is provided with a duty value computing means 40 computing a required duty value in a fixed cycle, and a...
|
|
JP2639390B2 |
A delay circuit comprising a plurality of cascaded saturating circuit elements is provided. The delay circuit may be incorporated in such circuits as modulators and demodulators to provide signal delay.
|
|
JPH09200013A |
To protect completely the maintenance of synchronization by applying a sawtooth wave signal with a prescribed discharge time by a sufficient time interval enough to compensate a delay to each comparator while being synchronously with the...
|
|
JP2635609B2 |
|
|
JPH09184864A |
To make it possible to integrate an L.I. by providing voltage-frequency converting means and first pulse subtracting means for outputting a positive output frequency signal corresponding to both positive and negative pulse number differe...
|
|
JPH09148896A |
To provide a generation circuit width eliminates the need for the interruption processing into a CPU and for large memory space and generate the pulse signal at an arbitrary frequency. A preliminarily set number of steps frequency divisi...
|
|
JPH09116402A |
To easily make a circuit into an IC and to easily perform adjustment for the environmental change, the variance of an input signal, etc., with respect to the circuit which generates a clock signal or the like which has the frequency mult...
|
