Title:
【発明の名称】ディシンクロナイザー及びマッピング・ジッタ除去方法
Document Type and Number:
Japanese Patent JP3303110
Kind Code:
B2
Abstract:
A desynchronizer (10) for eliminating output mapping jitter includes a demapper circuit (12) for reading asynchronous data and a clock rate of an embedded signal within a synchronous channel (14). Payload data from the embedded signal is buffered within an elastic store circuit (17). The demapper circuit (12) outputs bit stuff and pointer justification timing adjustments to an overhead gapfill circuit (19) and a pointer justification leaky accumulator circuit (20). The overhead gapfill circuit (19) calculates overhead gaps within the payload data in order to generate a gapfill value (34). The pointer justification leaky accumulator circuit (20) determines the bit stuffs and pointer justifications occurring in the payload data in order to produce an accumulated value (36). The gapfill value (34) and accumulated value (36) are combined with an elastic fill value (18) from the elastic store circuit (17) in order to eliminate instantaneous variations within the elastic fill value (18) due to overhead gaps within the payload data and reduce the effect of bit stuff and pointer justification timing adjustments within the elastic fill value (18). An adjusted fill value is fed to a low pass filter (30) and a voltage controlled oscillator (32) of a clock recovery phase lock loop circuit (29). The clock recovery phase lock loop circuit (29) generates an output clock signal for transmitting the payload data from the elastic store circuit (17) without any mapping jitter due to overhead gaps and a reduction in jitter caused by timing adjustments.
More Like This:
| JPS63108826 | DATA CONVERSION METHOD |
| JP2000307561 | BUS SYSTEM UNIT |
| JPS62150947 | FRAME SYNCHRONIZING SIGNAL DETECTION CIRCUIT |
Inventors:
Berami, Jean, C
Application Number:
JP51525195A
Publication Date:
July 15, 2002
Filing Date:
November 28, 1994
Export Citation:
Assignee:
Alcatel, USA, ink
International Classes:
H04J3/06; H04J3/00; H04J3/07; H04L7/00; H04L7/033; (IPC1-7): H04L7/00; H04J3/06; H04L7/033
Domestic Patent References:
| JP4234239A | ||||
| JP5211537A | ||||
| JP5219037A | ||||
| JP3217135A | ||||
| JP468625A | ||||
| JP548561A | ||||
| JP6120934A | ||||
| JP6326694A |
Other References:
【文献】欧州特許出願公開549125(EP,A1)
Attorney, Agent or Firm:
Sanada Yuzo (2 outside)