【発明の名称】2レベルのキャッシュ・メモリ及びそれを操作するキャッシュ・コヒーレンスの方法

Japanese Patent JPH0797354

B2

In a multiprocessor computer system, a number of processors are coupled to main memory by a shared memory bus, and one or more of the processors have a two level direct mapped cache memory. When any one processor updates data in a shared portion of the address space, a cache check request signal is transmitted on the shared data bus, which enables all the cache memories to update their contents if necessary. Since both caches are direct mapped, each line of data stored in the first cache is also stored in one of the blocks in the second cache. Each cache has control logic for determining when a specified address location is stored in one of its lines or blocks. To avoid spurious accesses to the first level cache when a cache check is performed, the second cache has a special table which stores a pointer for each line in said first cache array. This pointer denotes the block in the second cache which stores the same data as is stored in the corresponding line of the first cache. When the control logic of the second cache indicates that the specified address for a cache check is located in the second cache, a lookup circuit compares the pointer in the special table which corresponds to the specified address with a subset of the bits of the specified address. If the two match, then the specified address is located in the first cache, and the first cache is updated.

JP3437224	DELAY INVALIDATION SYSTEM
JP2012530294	Distributed cache availability during garbage collection

Charles Peatucker

JP41824390A

October 18, 1995

December 25, 1990

Click for automatic bibliography generation  

Digital Equipment Corporation

G06F12/08; G06F12/12; (IPC1-7): G06F12/08; G06F12/08

Minoru Nakamura (7 outside)

Next Patent: 情報伝送システム