Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
FAULT PROCESSING SYSTEM
Document Type and Number:
Japanese Patent JPS58115560
Kind Code:
A
Abstract:

PURPOSE: To obtain fault information without interrupting the data transfer of other channel parts, by connecting an I/O interface to a service processor in a data processing device provided with an I/O processor and the service processor.

CONSTITUTION: When detecting a fault in individual channel parts, an I/O processor 1 reads out the time from a service processor 3. A pair of the number of the channel, where the fault occurs, and fault information is stored temporarily in a control storage. Fault information in the control storage is transferred to a data buffer of an I/O processor interface part 4 of the service processor 3 in the idle time of the control of other operating channels. The service processor 3 transfers information in the data buffer to a fault information file. Thus, fault information is obtained without interrupting the data transfer of other channel parts.


Inventors:
HAGIWARA TETSUYA
SHIMADA TOSHIO
Application Number:
JP21366581A
Publication Date:
July 09, 1983
Filing Date:
December 29, 1981
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G06F11/34; G06F11/07; G06F13/00; (IPC1-7): G06F11/34
Attorney, Agent or Firm:
Koshiro Matsuoka



 
Previous Patent: JPS58115559

Next Patent: MEMORY DUMP SYSTEM