Document Type and Number:
Japanese Patent JPS63156415
Kind Code:
U
Application Number:
JP4782187U
Publication Date:
October 13, 1988
Filing Date:
March 31, 1987
Export Citation:
International Classes:
F02P1/02; F01P5/02; F01P5/06; (IPC1-7): F01P5/02; F01P5/06; F02P1/02
Previous Patent: EMITTER COUPLING LOGIC CIRCUIT WITH LATCH/REGISTER BY-PASS PROGRAMMABLE BY FUSE
Next Patent: ANALOG SWITCH DRIVING CIRCUIT
Next Patent: ANALOG SWITCH DRIVING CIRCUIT