To provide an arithmetic processing unit where time required for arithmetic processing is shortened by efficiently transmitting the instruction on arithmetic execution of the data element of a processor element.
The arithmetic processing unit is provided with: a processor part 1 where a plurality of threads can be processed in parallel; and an arithmetic processing part 2 having an arithmetic execution part 150 provided with a plurality of arithmetic functions for performing an arithmetic processing in accordance with a request of the processor part 1. The processor part 1 is provided with: an arithmetic execution request adjusting part adjusting an arithmetic execution request generating a plurality of threads; and a transmission/reception part which performs packet-transmission of data comprising information for specifying the thread requesting arithmetic execution for a plurality of arithmetic functions in accordance with the result of adjustment and information for executing requested arithmetic operation.
Fujitsuna Hideyoshi
Osamu Suzawa
Next Patent: MANAGEMENT SYSTEM OF WIRELESS TAG FORMING INFORMATION, MANAGEMENT SERVER OF WIRELESS TAG FORMING INF...