To realize layout capable of preventing malfunction due to inter-wiring crosstalk without using any shield electrode for increasing a parasitic capacity.
After blocks and micros are arranged, objective wiring for preventing cross-talk is arranged in the m-th wiring layer, and a wiring grid with (n) pieces each from the most adjacent wiring at the both sides of the objective wiring to the outside in parallel in the same layer and a wiring grid positioned just above the objective wiring belonging to the (m+k)th wiring layer (k is more than 0 and not more than n) in the upper layer than that of the objective wiring and a wiring grid with (n-k) pieces each from the most adjacent wiring at the both sides of the wiring grid to the outside are formed as a wiring inhibition area, and all the signal wiring other than the objective wring is set while the wiring inhibition area is by-passes.
Next Patent: METHOD AND DEVICE FOR EXTRACTING STATISTICAL MODEL PARAMETER