Title:
BOOSTING CIRCUIT AND ITS DRIVING METHOD
Document Type and Number:
Japanese Patent JP3726041
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To realize changeover of a conventional mode and a low electric current consumption mode by suppressing the increase of the area to twice and to improve the current supply efficiency in accordance with the boost level.
SOLUTION: A boosting circuit has a pump capacitor CP1 connected between nodes N1, N3 and a pump capacitor CP2 connected between nodes N2, N4. A switch S1 connected to the node N1 is connected to either of the power supply node, ground node or boosting node. The switch S2 connected to the node N2 is connected to either of the power supply node, ground node or boosting node. A switch S3 is connected between intermediate nodes. A switch S4 connected to the node N3 is connected to either of the power supply node, boosting node or a non-connection node. A switch S5 connected to the node N4 is connected to either one of the power supply node, boosting node and non-connection node.
Inventors:
Yutaka Ito
Tsuyoshi Hashimoto
Tsuyoshi Hashimoto
Application Number:
JP2001222835A
Publication Date:
December 14, 2005
Filing Date:
July 24, 2001
Export Citation:
Assignee:
Elpida Memory Co., Ltd.
International Classes:
G11C11/407; G11C5/14; H01L21/822; H01L27/04; H02M3/07; (IPC1-7): G11C11/407; H01L21/822; H01L27/04; H02M3/07
Domestic Patent References:
| JP10027466A | ||||
| JP2000123575A | ||||
| JP8256472A | ||||
| JP9223392A | ||||
| JP9231752A | ||||
| JP200178437A |
Attorney, Agent or Firm:
Kenho Ikeda
Shuichi Fukuda
Takashi Sasaki
Shuichi Fukuda
Takashi Sasaki
Previous Patent: PLASMA PROCESSING EQUIPMENT AND METHOD
Next Patent: LIGHTWEIGHT FILL WITH PROTECTIVE WALL AND CONSTRUCTION METHOD THEREFOR
Next Patent: LIGHTWEIGHT FILL WITH PROTECTIVE WALL AND CONSTRUCTION METHOD THEREFOR