PURPOSE: To reduce a processing time by saving the number of nodes of a circuit by executing a hierarchizing processing while executing circuit division.
CONSTITUTION: In an update processing 3, the largest slave circuit among existing slave circuits is chosen to be a division object, the slave circuit chosen by the update processing 3 is divided into two to be new slave circuits. Besides, in a hierarchizing processing 5, when the number of the slave circuits to which the master circuit referring to the new slave circuits is larger then a fixed number because of making the new slave circuits, an intermediate master circuit referring to only the two newly-prepared slave circuits is prepared so as to hierarchize the intermediate master circuit to be refered to by a conventional master circuit. Then, in a judgement processing 6, when the number of the slave circuits is equal to the number of processors, the slave circuits are respectively set to be partial circuits which are referred to by the master circuits over it or the intermediate master circuit. Thus, result output 7 is executed in a form where the inside of the master circuit refers to circuits not more than a fixed number.
Next Patent: JPS6195411