Title:
CLOCK DRIVER CIRCUIT AND CLOCK WIRING METHOD
Document Type and Number:
Japanese Patent JP3471277
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To provide a clock driver circuit of reduced clock skewness and a clock wiring method by adjusting the length of adjacent wirings and the ununiformity of a wiring capacity due to crossing of intercalation wiring.
SOLUTION: The clock driver circuit consists of an input terminal 100 to which a single-phase clock signal is inputted, a first stage clock driver circuit 101 connected to this input terminal for converting the single-phase clock signal to normal phase and anti-phase clock signals to output it, intermediate clock driver circuits 102 to 10N for repeating the normal phase and anti-phase clock signals outputted from this driver 101, final stage clock driver circuits 201 to 20N for converting the normal phase and anti-phase clock signals repeated by these circuits 102 to 10n a single-phase clock signal and outputting it and two wirings 11 to 1N connecting the circuits 201 to 20N through the circuits 102 to 10N from the driver circuit 101 to transmit the normal phase and anti- phase clock signals. The two wirings 11 to 1N are arranged as adjacently as possible.
Inventors:
Kenji Arai
Application Number:
JP2000039303A
Publication Date:
December 02, 2003
Filing Date:
February 17, 2000
Export Citation:
Assignee:
Oki Electric Industry Co., Ltd.
International Classes:
G06F1/10; G06F17/50; H01L21/82; H01L21/822; H01L27/04; H03K5/151; H03K19/0185; (IPC1-7): G06F1/10
Domestic Patent References:
| JP5152438A | ||||
| JP9231196A | ||||
| JP6274242A | ||||
| JP11251448A | ||||
| JP5233093A | ||||
| JP5136125A | ||||
| JP251252A | ||||
| JP3224261A | ||||
| JP621225A | ||||
| JP7183778A |
Attorney, Agent or Firm:
Kenji Ohnishi
Previous Patent: TRAFFIC OBSERVING DEVICE, SYSTEM AND METHOD FOR TRANSFERRING DATAGRAM
Next Patent: CMOS OPERATIONAL AMPLIFIER
Next Patent: CMOS OPERATIONAL AMPLIFIER