PURPOSE: To improve performance, and also, to reduce computer size by arranging and piling flexible function islands adjacently to each other, and connecting them electrically.
CONSTITUTION: A planar 30 which is added with the memory function of the computer and is of sufficiently reduced size is added with another computer function island 18. A memory controller 12 is arranged on the uppermost layer of the plural memory function islands 14 piled adjacently. A memory chip 15 is interconnected electrically and also arranged mechanically on a module 14 with a flexible substrate member 36. The memory controller 12 is arranged on the planar 30, and is connected to the planar 30 by an electric connecting means 32. Each module 14 is attached with the memory chip 15 interconnected to the memory controller through the substrate 36.
| WO/2012/040545 | FUNCTIONAL UNIT FOR VECTOR INTEGER MULTIPLY ADD INSTRUCTION |
| WO/2011/123575 | CRYPTOGRAPHIC PROCESSOR WITH DYNAMIC UPDATE OF ENCRYPTION STATE |
| WO/2001/008020 | PEOPLE-ORIENTED ON-LINE SYSTEM |
RONARUDO UOOKAA GIDONII
GASUTABU SHIYUROTSUKE
| JPS5952687U | 1984-04-06 | |||
| JPS6452033U | 1989-03-30 |
Next Patent: POWER SUPPLY CIRCUIT FOR INCIRCUIT EMULATOR