To obtain an economical device executing high bit rate decoding and high speed operation by allowing a comparator to consist of two units, to select an input voltage and a reference voltage, to join to mutual inverters and to compare the voltage.
This analog digital converter is provided with the comparator with first and second units. In addition, the first and second nodes of each units are provided with capacitors C1, C2, first switches 80, 84 and second switches 81 and 85 selecting the input voltage V IN and the reference voltage V REF. In addition, each node is provided with first and second inverters 76 and 79 to output output signals. Switches 88 and 89 for connecting the outputs of the first and second inverters 76 and 79 to the second and first nodes of respectively the other unit are provided. By selecting the input voltage and the reference voltage to join mutual inverters to compare voltage like this, an economical device executing high bit rate decoding and high speed operation is obtained.
CHARLES D MACFARLANE
GAMMACK RICHARD J
JONES ANTHONY MARK
ROBBINS WILLIAM P
MARK BARNES
Next Patent: SCANNING METHOD FOR WAVELET TRANSFORMATION ENCODING