Title:
COUNT SYSTEM
Document Type and Number:
Japanese Patent JPH08316825
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To attain time measurement having an accuracy of (1-f) second order, when (f) is operation frequency in a high-speed counting system operating at a frequency >=about 800 MHz. SOLUTION: The least significant bit(LSB) of a counter 12 is driven by the applied frequency of a 1st clock signal, and other higher bits are driven by the frequency of a 2nd clock signal which is a half of the frequency of the 1st clock signal and is inverted from the frequency of the 1st clock signal. A carry look ahead circuit connected between the stages of a 2nd counter 14 is connected to a clocking scheme for forming a high speed and accurate counter and is operated.
Inventors:
ARUBATO DEII SUKEIRO
BURUUSU EFU KIYARAFUA
BURUUSU EFU KIYARAFUA
Application Number:
JP13743796A
Publication Date:
November 29, 1996
Filing Date:
May 08, 1996
Export Citation:
Assignee:
E SYSTEMS INC
International Classes:
G04G3/02; H03K21/16; H03K23/40; H03K23/00; H03K23/50; (IPC1-7): H03K23/00; H03K23/40
Attorney, Agent or Firm:
Sanada Yuzo (2 outside)
Previous Patent: PULSE FREQUENCY DIVIDER CIRCUIT
Next Patent: OPERATING CLOCK GENERATOR FOR MICROCOMPUTER
Next Patent: OPERATING CLOCK GENERATOR FOR MICROCOMPUTER