Title:
CROSS POINT INTERCONNECTION WIRING STRUCTURE WITH CUT-DOWN AREA
Document Type and Number:
Japanese Patent JPH08307245
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To reduce the area of interconnecting wiring by providing a first circuit containing first and second conductors connected with each other in a programmable form, a second circuit containing similarly connected third and fourth conductors, and a plurality of third circuits. SOLUTION: MUX-based circuits 220(2) are connected between the input terminal 101 and first input line of each two-input MUX 230 and cross-point circuits 210(2) are connected between the I/O terminals 102 and second input lines 110(2) of each MUX 230. Therefore, each MUX 230 is connected to one of functional blocks 110(2) through a line 103. Each MUX 230 is programmed so as to send logical signals from the circuits 210(2) or circuits 220(2) to a related functional block input line 103 through its own programmable selection element 231. The circuits 210(2) contain four longitudinal conductors 211 respectively connected to an I/O terminal 102 through an inverter 212.
Inventors:
NIKORASU KUCHIYAREFUSUKII JIYU
DEIBUITSUDO CHIYAN
JIESHII ETSUCHI JIENKINSU FUOO
DEIBUITSUDO CHIYAN
JIESHII ETSUCHI JIENKINSU FUOO
Application Number:
JP10195896A
Publication Date:
November 22, 1996
Filing Date:
April 01, 1996
Export Citation:
Assignee:
XILINX INC
International Classes:
H03K19/173; H03K19/177; (IPC1-7): H03K19/177
Attorney, Agent or Firm:
Uchihara Shin
Previous Patent: LEVEL SHIFTER AND LEVEL SHIFT DRIVER
Next Patent: METHOD FOR CONFIGURING INTEGRATED CIRCUIT DEVICE AND LOGIC CIRCUIT
Next Patent: METHOD FOR CONFIGURING INTEGRATED CIRCUIT DEVICE AND LOGIC CIRCUIT