PURPOSE: To attain post and large scale revision of logic circuits in the integrated circuit device provided with a programmable circuit.
CONSTITUTION: A programmable circuit 11 acquires initial circuit data from a ROM 12 in advance to configure a data input circuit. An external controller 2 provides an output of a program signal and a configuration address to the programmable circuit 11 on the opportunity of an input of a configuration command. The programmable circuit 11 receives circuit data corresponding to the received configuration address from a circuit data storage section 21 through DMA transfer to conduct configuration based thereon. When the programmable circuit 11 is revised into a circuit having other function, a reset signal and a configuration address of a circuit to be revised are outputted from the external controller 2 to the programmable circuit 11 and the similar processing to above is conducted.
Next Patent: N+1 FREQUENCY DIVIDING COUNTER AND ITS METHOD