To provide a driver for a display device, by which power consumption can be reduced in a stand-by state, the display device and a method for driving the display device.
The driver for the display device is provided with a data signal line driving circuit SD provided with a shift register 1 for shifting respective levels by boosting a source clock signal and applying the boosted source clock signal to respective flip-flops and constituted so as to sample a multigradation data signal DAT, by a sampling circuit SAMP on the basis of respective outputs from the shift register 1 and output sampled signals to a plurality of data signal lines SL; a control circuit for switching a full-screen display mode for displaying the whole display screen 12 and a partial screen display mode for displaying only a part of the display screen 12 with time division; a data preparing part LCDC for generating fixed voltage data writing signal PVI consisting of fixed voltage; and a selecting signal PCTL for directly sampling the fixed voltage data writing signal PVI for a non-display part of the partial picture display mode and outputting the sampled signal to a plurality of data signal lines SL.
WASHIO HAJIME
MURAKAMI YUICHIRO
GYOTEN SEIJIRO
| JP2001290460A | 2001-10-19 | |||
| JP2003150134A | 2003-05-23 | |||
| JP2002351415A | 2002-12-06 | |||
| JP2004062161A | 2004-02-26 | |||
| JP2003248468A | 2003-09-05 | |||
| JP2000081862A | 2000-03-21 | |||
| JP2003029715A | 2003-01-31 | |||
| JP2002258804A | 2002-09-11 | |||
| JP2004233771A | 2004-08-19 | |||
| JP2004240236A | 2004-08-26 | |||
| JP2005227627A | 2005-08-25 | |||
| JP2000235372A | 2000-08-29 | |||
| JP2000339985A | 2000-12-08 | |||
| JP2000163003A | 2000-06-16 | |||
| JP2000187461A | 2000-07-04 | |||
| JP2000075842A | 2000-03-14 | |||
| JP2002297105A | 2002-10-11 | |||
| JP2003323162A | 2003-11-14 | |||
| JP2003091269A | 2003-03-28 |
Kenzo Hara
Ryuichi Kijima
Ichiro Kaneko