Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DYNAMIC FREQUENCY DIVIDER
Document Type and Number:
Japanese Patent JPH03280716
Kind Code:
A
Abstract:

PURPOSE: To obtain a wide operating frequency range by setting an input and a complementary input bias level to a high and a low level respectively in response to an input frequency and varying the state in the inside of an IC automatically.

CONSTITUTION: The gain frequency characteristic of an amplifier circuit 3 is set so that the gain is large at a low frequency input and the gain is small at a high frequency input and when a gate input level of a FET 8 is low, the gate bias is set by resistors 5, 6 so as to cut off the FET 8. Thus, as the input frequency gets lower, the FET input level is increased, the DC level of the drain terminal is lowered and the input and the complementary input bias levels get lower, then the operation at a low frequency region is attained.


Inventors:
FUJITA KENJI
Application Number:
JP8270090A
Publication Date:
December 11, 1991
Filing Date:
March 29, 1990
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
H03K23/00; (IPC1-7): H03K23/00
Attorney, Agent or Firm:
Uchihara Shin