Title:
How to increase a memory failure allowable rate
Document Type and Number:
Japanese Patent JP6152148
Kind Code:
B2
Abstract:
Various examples of the present technology provide systems and methods for testing whether there is any memory error in a server system, determining physical memory addresses corresponding to a detected memory error on one or more memory devices of the server system, and preventing the physical memory addresses corresponding to the detected memory error from accessing by an operating system, application programs, and/or other components of the server system.
Inventors:
Su Birin
King i Qi
Weiyu
King i Qi
Weiyu
Application Number:
JP2015175806A
Publication Date:
June 21, 2017
Filing Date:
September 07, 2015
Export Citation:
Assignee:
Quanta Computer Inc.
International Classes:
G06F9/445; G06F11/07; G06F11/16
Domestic Patent References:
| JP2005234872A | ||||
| JP8083218A | ||||
| JP2013109722A | ||||
| JP10269150A | ||||
| JP2013502647A | ||||
| JP2012190064A | ||||
| JP2006260289A | ||||
| JP7182249A |
Foreign References:
| WO2007077595A1 |
Attorney, Agent or Firm:
Yuji Hayakawa
Keisuke Murasame
Keisuke Murasame
Previous Patent: A generating device, a generation method, and a generating program
Next Patent: METHOD OF BORING MULTILAYER PRINTED WIRING BOARD
Next Patent: METHOD OF BORING MULTILAYER PRINTED WIRING BOARD