Title:
HYBRID IC PACKAGE
Document Type and Number:
Japanese Patent JP2001094034
Kind Code:
A
Abstract:
To prevent generation of swelling of frequency characteristic and oscillation which are caused by the phenomenon where a part of a high-level signal permeates in the input side through space propagation due to the level difference between an inputted low level signal and an outputted high-level signal, when a multi-stage high-gain amplifier is realized in a package divided in several stages, in a high-frequency band.
The number of stages of a multi-stage amplifier circuit per dielectric substrate is reduced to the degree that oscillation is not generated, and a dielectric substrate is divided and arranged on the upper surface and the lower surface of the inside of a hybrid IC package.
More Like This:
JP3935321 | MULTI-CHIP MODULE |
JP2011181546 | MODULE |
JP2003152151 | POWER MODULE |
Inventors:
KUROSE SHINYA
Application Number:
JP27176799A
Publication Date:
April 06, 2001
Filing Date:
September 27, 1999
Export Citation:
Assignee:
NIPPON ELECTRIC ENG
International Classes:
H01L25/18; H01L23/02; H01L25/04; H03F3/195; H03F3/68; (IPC1-7): H01L25/04; H01L23/02; H03F3/195
Attorney, Agent or Firm:
Naoki Kyomoto (2 outside)
Previous Patent: RADIO WAVE FREQUENCY TAG AND METHOD FOR MANUFACTURING IT
Next Patent: LAMINATED CHIP PACKAGE
Next Patent: LAMINATED CHIP PACKAGE