Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
LAMINATED CHIP PACKAGE
Document Type and Number:
Japanese Patent JP2001094036
Kind Code:
A
Abstract:

To provide a laminated chip package of simple structure by using a lead frame, without having to use an interposer.

Although a first and a second chips are mounted on a lead frame, the first chip is fixed on the second chip via silver paste (or non- conductive paste), and a laminated structure body is constituted. An insulating adhesive tape is arranged between the lead frame and the first chip, and the laminated structure body is fixed on the lead frame. In order to support the laminated structure body and realize miniaturization, a recessed part is formed in the lead frame. An inner lead extends over the first chip and constitutes a lead-on-chip(LOC) structure.


Inventors:
CHUN-SHIN ZU
Application Number:
JP26187499A
Publication Date:
April 06, 2001
Filing Date:
September 16, 1999
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SAMPO SEMICONDUCTOR COOP
International Classes:
H01L25/18; H01L25/065; H01L25/07; (IPC1-7): H01L25/065
Attorney, Agent or Firm:
Aoyama Ryo (2 outside people)



 
Previous Patent: HYBRID IC PACKAGE

Next Patent: SEMICONDUCTOR CHIP