PURPOSE: To readily prevent a latchup by providing a direct part for applying the dame potential as a well through a polysilicon layer between the layer and a diffused portion by utilizing the layer used for wiring.
CONSTITUTION: 2-layer wiring polysilicon is regions 10, 11 which contains round marks, and an aluminum electrodes are regions 12, 12' indicated by rightward hatched lines (solid lines). A P+ type diffused region is a right hatched (broken lines) region 13, and an N+ type diffused region is a region 14 indicated by leftward hatched solid lines. A boundary line of N- type well is indicated by 1-dotted chain lines 16. The wirings of word line 1 are formed of 1-layer polysilicon, and wirings of bit lines 2, 3 are formed of aluminum electrodes 12, 12'. A power source voltage and ground potential are supplied by the potentials of the regions 13 and the region 11. The potential of the N- type well is similarly supplied by the potential of the region 11.
JP2010021416 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE |
WO/2016/125044 | DEVICE, MANUFACTURING METHOD THEREOF, AND ELECTRONIC DEVICE |
JPS58182861 | SEMICONDUCTOR DEVICE |