Title:
MASK-PROGRAMMABLE LOGIC DEVICE WITH PROGRAMMABLE GATE ARRAY PART
Document Type and Number:
Japanese Patent JP2004040081
Kind Code:
A
Abstract:
To solve the following problem: logical reconstruction of a mask-programmable logic element requires too long period of time.
A mask-programmable logic device includes a programmable gate array part. The gate array part contains a circuit element that is programmed to perform a certain logic function that corrects problems associated with implementing a preexisting circuit design in a mask-programmable device.
Inventors:
PARK JONATHAN
Application Number:
JP2003092972A
Publication Date:
February 05, 2004
Filing Date:
March 28, 2003
Export Citation:
Assignee:
ALTERA CORP
International Classes:
H01L21/82; H01L27/118; H03K19/173; H03K19/177; (IPC1-7): H01L21/82; H01L27/118
Domestic Patent References:
JPH10242289A | 1998-09-11 | |||
JPH06125067A | 1994-05-06 | |||
JPH05267457A | 1993-10-15 | |||
JPH02177364A | 1990-07-10 | |||
JPH08221473A | 1996-08-30 | |||
JPH02191361A | 1990-07-27 | |||
JPH07160757A | 1995-06-23 | |||
JPH07168803A | 1995-07-04 | |||
JP2002032423A | 2002-01-31 | |||
JPS6124250A | 1986-02-01 | |||
JPS60177651A | 1985-09-11 |
Attorney, Agent or Firm:
Haruo Hamada
Previous Patent: VERTICAL TYPE NANOTUBE TRANSISTOR AND ITS MANUFACTURING METHOD
Next Patent: MANUFACTURE OF PRINTED WIRING BOARD
Next Patent: MANUFACTURE OF PRINTED WIRING BOARD