To provide a method of manufacturing a multilayer printed wiring board having a multilayer wiring layer, by which a residue is not generated on the bottom surface of a via hole, and to provide the multilayer printed wiring board.
An inner layer printed wiring board 10 includes an inner layer insulating resin layer 11, inner layer circuit pattern 13, and an inner via-land 14. The inner via-land 14 has the shape of a pattern for connection different from that of a normal wiring pattern in order to perform inter-layer connection. The inner layer circuit patterns 13 are generated by a generation method and a shape which are the same as those for normal generation. The inner layer via-land 14 has inner windows 15 with an inner layer conductive layer removed therefrom in generating.
JP2001358464A | 2001-12-26 | |||
JPH10322027A | 1998-12-04 |
Next Patent: ETCHING METHOD AND ETCHING DEVICE