Title:
MULTIPLE RESONANCE TYPE TUNNEL CIRCUIT FOR RANGE FOUR OF POSITIVE NUMBER AND RADIX TWO - BINARY CONVERTER
Document Type and Number:
Japanese Patent JPH07147536
Kind Code:
A
Abstract:
PURPOSE: To constitute a multilevel logic circuit by using a multi-peak type resonance tunneling device by making the binary work of an L-value show the same numeric value as that of a range N when that of the range N is impressed at the input terminal of a voltage divider. CONSTITUTION: The input of a positive digit range-4 base-2 to binary converter is the word S of a range-4 and base-2 which is a positive number and the word S is composed of numbers S0 -S4 (S0 : the least significant digit). The digits are decomposed by means of range-4 base-2 to binary converters 50. The output of each converter 50 is composed of a two-digit binary word and the word has the same value as that of an inputted multilevel digit (where, a carry digit C is the most significant binary digit and W is the least significant digit). An adding circuit 52 generates the digit in an intermediate area 3 by adding the outputs C and W from adjacent converters 50 to each other and the digit is decomposed by means of another converter 50. A decomposing stage 53 generates a word of a range-4 and base-2 of W-1 digit width and a binary bit to the word which is the digit width of the W.
Inventors:
ARUBAATO EICHI TADEIKEN
Application Number:
JP14524694A
Publication Date:
June 06, 1995
Filing Date:
May 24, 1994
Export Citation:
Assignee:
TEXAS INSTRUMENTS INC
International Classes:
H03M1/34; G06F7/50; G06F7/501; H03K19/10; H03K19/20; H03M5/20; H03M7/02; (IPC1-7): H03K19/10; H03K19/20; H03M1/34
Attorney, Agent or Firm:
Akira Asamura (3 outside)
Previous Patent: battery pack
Next Patent: Pull-up/pull-down resistance verification program, pull-up/pull-down resistance verification method,...
Next Patent: Pull-up/pull-down resistance verification program, pull-up/pull-down resistance verification method,...