Title:
OVERLOAD PROTECTING SYSTEM FOR MULTIOUTPUT POWER SOURCE
Document Type and Number:
Japanese Patent JPS5956871
Kind Code:
A
Abstract:
PURPOSE:To prevent the erroneous operation of an overload operation by stopping the operation of an inverter when the current of astable output circuit exceeds the prescribed value or when the voltage of the output circuit having a drooping stabilizer is the prescribed value or lower. CONSTITUTION:The output of an inverter 2 is applied to the primary coil of a transformer 3, and a plurality of outputs are obtained from the secondary coils through a drooping stabilizer 4. An astable output circuit 10 provided at the secondary coil N3 to control a pulse width modulator 5 for controlling the inverter 2, the output current is detected by a resistor R1, applied to a comparator 11 delayed in the bias operations of the resistors R2, R3, inputted to AND circuit 7-2 together with a low voltage signal when any of the outputs is overload, thereby stopping the inverter 2. Accordingly, the erroneous operation of the overload protecting operation occurred on the basis of the low voltage state of the output circuit at the power source energizing and swithcing time can be effectively prevented.
Inventors:
KAWASHIMA SHIYOUICHI
Application Number:
JP16798982A
Publication Date:
April 02, 1984
Filing Date:
September 25, 1982
Export Citation:
Assignee:
FUJITSU DENSO
International Classes:
H02H7/122; H02M7/48; (IPC1-7): H02M7/48
Attorney, Agent or Firm:
Kugoro Tamamushi
Previous Patent: An imaging device and a method for controlling the same
Next Patent: FREQUENCY CONVERTER
Next Patent: FREQUENCY CONVERTER