To provide an apparatus that performs parallel arc fault current interruption (AFCI).
The apparatus includes a current sensing device, disposed in an electrical circuit to sense an electrical load and generate an output signal, indicating a load current passing through the current sensing device itself and a detection unit, configured and disposed to receive the output signal generated by the current sensing device and output a secondary signal, based on the output signal, and a microcontroller connected with the detection unit to respond to a computer-executable instruction. According to the computer-executable instruction, the microcontroller receives the secondary signal and decomposes the secondary signal by using discrete wavelet transform. The microcomputer generates a trip signal, when it is found that discrete wavelet coefficients are obtained; a sum of the coefficients is calculated; the sum of the coefficients is compared with a predetermined threshold, the detected load current exceeds a predetermined threshold; and the sum of the coefficients cooperatively meets the predetermined threshold conditions for trip signal generation.
COPYRIGHT: (C)2010,JPO&INPIT
HOOKER JOHN KENNETH
GRIGORYAN KONSTANTIN V
HALL SCOTT JEFFREY
| JP2008166277A | 2008-07-17 | |||
| JP2001242085A | 2001-09-07 | |||
| JP2002221074A | 2002-08-09 | |||
| JP2007524092A | 2007-08-23 |
Hirokazu Ogura
Toshihisa Kurokawa
Next Patent: DIE CAST ROTOR WITH STEEL END RINGS TO CONTAIN ALUMINUM