Title:
SEMICONDUCTOR DEVICE
Document Type and Number:
Japanese Patent JP3680462
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To reduce a power consumption by consuming power efficiently without any waste in a backup circuit that is provided while accompanying a voltage generation circuit regarding a semiconductor device with the voltage generation circuit for generating a voltage obtained by dividing a power supply voltage.
SOLUTION: A VPR backup circuit 2 is provided to set an active state during a period from the trailing edge of a power supply voltage VCC to the high level of a mode register set command writing instruction signal MRSP and during a period when a clock enable signal CKE is at a high level and to set an inactive state during a period when the clock enable signal CKE is at a low level, as a VPR backup circuit that is provided while accompanying a VPR circuit 1.
Inventors:
Hiroyuki Tomita
Application Number:
JP33352896A
Publication Date:
August 10, 2005
Filing Date:
December 13, 1996
Export Citation:
Assignee:
富士通株式会社
International Classes:
G11C11/413; G05F3/24; G11C5/14; G11C11/407; G11C11/409; G05F1/46; (IPC1-7): G11C11/407; G05F3/24; G11C11/413
Domestic Patent References:
| JP4255991A | ||||
| JP6338188A | ||||
| JP2264315A | ||||
| JP4069890A | ||||
| JP1161513A | ||||
| JP4119589A | ||||
| JP4042313A |
Attorney, Agent or Firm:
Tetsuo Hirado
Previous Patent: INJECTION VALVE
Next Patent: METHOD FOR INTERLOCKED OPERATION OF ELECTRON BEAM IRRADIATOR
Next Patent: METHOD FOR INTERLOCKED OPERATION OF ELECTRON BEAM IRRADIATOR