Title:
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
Document Type and Number:
Japanese Patent JP3258923
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To control the driving voltage of an integrated circuit by providing a duty ratio control circuit which outputs a 1st and a 2nd control signal and has a comparator circuit, a filter circuit which filters the output voltage of a buffer circuit, and a voltage converter circuit which outputs the filtered voltage.
SOLUTION: The duty ratio control circuit 2 has a counter 3 and the comparator circuit 4. The counter 3 counts up one by one in every cycle of a clock signal and outputs its count value in a 6-bit signal NA. The comparator circuit 4 outputs signals X1 and X2 of the level L when the signal NA is '0' a in 6-bit signal value and signals X1 and S2 of level H when the signal NA reaches a signal NB. As an output signal Y, a pulse voltage signal is obtained from the signals NA and NB, filtered by a filter circuit 14, and supplied to the integrated circuit. With the external signal NB, the duty ratio of the signal Y is controlled to control the driving voltage of the integrated circuit.
Inventors:
Shinji Mita
Kojiro Suzuki
Tadahiro Kuroda
Kojiro Suzuki
Tadahiro Kuroda
Application Number:
JP4219697A
Publication Date:
February 18, 2002
Filing Date:
February 26, 1997
Export Citation:
Assignee:
Toshiba Corporation
International Classes:
H02M3/155; H02M3/157; H02M3/158; H03K3/017; H03K19/00; (IPC1-7): H03K19/00
Attorney, Agent or Firm:
Kazuo Sato (3 others)
Previous Patent: EXHAUSTING METHOD FOR FOUR-CYCLE INTERNAL COMBUSTION ENGINE
Next Patent: SCENE MANAGING DEVICE, METHOD THEREFOR AND RECORDING MEDIUM
Next Patent: SCENE MANAGING DEVICE, METHOD THEREFOR AND RECORDING MEDIUM