Title:
SEMICONDUCTOR MEMORY HAVING STABILIZED DATA MASKING SCHEME AND DATA MASKING METHOD
Document Type and Number:
Japanese Patent JP3839631
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To perform a data masking operation stably by generating a pulse signal in response to a data masking signal inputted to either one of a plurality of data masking pins thereby precharging a set of I/O lines sufficiently during the data masking operation.
SOLUTION: Signals IOPR, LANG have no relation to data masking operation and the signal IOPR is logical 'Low' while the signal LANG is logical 'High' during the data masking operation. A pulse signal PDQMMUX is buffered through an NAND gate ND31, inverters I32, I33 and an NAND gate ND32 before being outputted as signal A. The pulse signal PDQMMUX is generated in response to a data masking signal being inputted to any one of four data masking pins.
Inventors:
Golden bell
Ginger Kei rain
Ginger Kei rain
Application Number:
JP2000004984A
Publication Date:
November 01, 2006
Filing Date:
January 13, 2000
Export Citation:
Assignee:
Samsung Electronics Co.,Ltd.
International Classes:
G11C11/409; G11C7/00; G11C7/10; G11C11/401; G11C11/407; G11C11/4096; G11C11/41; (IPC1-7): G11C11/409; G11C11/407
Domestic Patent References:
JP10228777A | ||||
JP8031175A | ||||
JP8031179A | ||||
JP61227288A | ||||
JP6349276A |
Attorney, Agent or Firm:
Masatake Shiga
Takashi Watanabe
Takashi Watanabe
Previous Patent: SANDWICH GLASS AND ITS PRODUCTION
Next Patent: METHOD FOR PRODUCING Ni-Al SERIES INTERMETALLIC COMPOUND
Next Patent: METHOD FOR PRODUCING Ni-Al SERIES INTERMETALLIC COMPOUND