Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
SEMICONDUCTOR MEMORY
Document Type and Number:
Japanese Patent JPS6255959
Kind Code:
A
Abstract:

PURPOSE: To obtain a non-volatile RAM by forming two electrodes capacitively coupled with a floating gate of a reverse conductivity type high density impurity layer formed in an Si substrate in a capacity having a floating electrode structure of a memory cell.

CONSTITUTION: A P-type Si substrate 28 is separated by a thick oxide film 29 to form N+ type layers 30, 31 by As ion implanting, and a floating gate is formed by a polysilicon 33 through a thin oxide film 32 to form a capacity C1. Since an area between the layer 31 and the gate is larger than that between the layer 30 and the gate in this case, if a voltage is applied between the layers 30 and 31, a higher voltage is applied between the layer 30 and the gate. Thus, the layer 30 is substituted for the oxide film between the gates, and the layer 31 operates as a control gate. According to this configuration, a non-volatile RAM which has matching property with a process of a gate array, a micro processor, etc., can be obtained by a short process.


Inventors:
INOUE SATOSHI
WADA MASASHI
Application Number:
JP19486085A
Publication Date:
March 11, 1987
Filing Date:
September 05, 1985
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
TOSHIBA CORP
International Classes:
H01L27/105; G11C11/412; G11C14/00; H01L21/8247; H01L27/10; H01L27/115; H01L29/788; H01L29/792; (IPC1-7): G11C11/40; H01L27/10; H01L29/78
Attorney, Agent or Firm:
Noriyuki Noriyuki



 
Previous Patent: The forming stillness method

Next Patent: JPS6255960