Title:
SUSPENSION SUBSTRATE WITH CIRCUIT
Document Type and Number:
Japanese Patent JP2016152051
Kind Code:
A
Abstract:
PROBLEM TO BE SOLVED: To provide a suspension substrate with a circuit, of a simple configuration though, which makes it possible to improve the accuracy of a slider position in the thickness direction.SOLUTION: A suspension substrate 1 with a circuit is provided with a first pedestal 42 and a second pedestal 43 which are arranged apart from each other, each of the first pedestal 42 and the second pedestal 43 being provided with a pedestal layer 90, a pedestal conductor layer 91, a pedestal cover layer 85, and a pedestal support layer 89. The pedestal conductor layer 91 of the first pedestal 42 is provided with only a first round part 94, and the pedestal conductor layer 91 of the second pedestal 43 is provided with a sectorial part 95 and a continuous part 96 having a projection 96B. In the first pedestal 42, the pedestal support layer 89 is arranged so as to overlap the first round part 94 as seen from the vertical direction; in the second pedestal 43, the pedestal support layer 89 is arranged so as to overlap the sectorial part 95 and not overlap the continuous part 96 as seen from the vertical direction.SELECTED DRAWING: Figure 4
Inventors:
TERADA NAOHIRO
KANEZAKI SAORI
TANABE HIROYUKI
FUJIMURA HIROTO
KANEZAKI SAORI
TANABE HIROYUKI
FUJIMURA HIROTO
Application Number:
JP2015029615A
Publication Date:
August 22, 2016
Filing Date:
February 18, 2015
Export Citation:
Assignee:
NITTO DENKO CORP
International Classes:
G11B5/60; G11B21/21
Domestic Patent References:
| JP2009104712A | 2009-05-14 | |||
| JP2013246860A | 2013-12-09 | |||
| JP2014149893A | 2014-08-21 |
Attorney, Agent or Firm:
Hiroyuki Okamoto
Shinichi Uda
Shinichi Uda
Previous Patent: SEMICONDUCTOR STORAGE DEVICE AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
Next Patent: SEMICONDUCTOR MEMORY DEVICE
Next Patent: SEMICONDUCTOR MEMORY DEVICE