To provide a testing device and a method for a semiconductor integrated circuit having high practicality and versatility.
This testing device 2 for the semiconductor integrated circuit has functions described as follows: a test program transmitted from HC 18 is sorted into test condition setting data and test circuit construction data, and stored in DRAM 22 and a flash memory 23 respectively; a desired test circuit 19 is constructed in FPGA 13 based on the test circuit construction data; an inspection waveform signal is generated by an inspection waveform signal generation circuit 30 and outputted to DUT 20 based on the test condition setting data; an output waveform signal outputted from the DUT 20 relative to the inspection waveform signal is compared with a theoretical value by a comparison circuit 31, to thereby determine quality of DUT 20 operation; and a determination result is transmitted to the HC 18.
JP2003066123A | 2003-03-05 | |||
JP2004037278A | 2004-02-05 | |||
JPH1048296A | 1998-02-20 | |||
JP2004260188A | 2004-09-16 | |||
JP2002311095A | 2002-10-23 | |||
JP2004199537A | 2004-07-15 | |||
JP2005301370A | 2005-10-27 |