Title:
【発明の名称】半導体集積回路装置のデータ出力回路
Document Type and Number:
Japanese Patent JP2672730
Kind Code:
B2
Abstract:
A data output circuit for a semiconductor integrated circuit device for outputting a data signal in sync with an output enable signal externally supplied, including: a comparing circuit for comparing a first data signal being outputted presently with a second data signal to be outputted next, when the data signal to be outputted is changed, and judging whether the first and second data signals are the same or different; a first output circuit for temporarily turning off output transistors and outputting the second data, if the comparing circuit judges that the first and second data signals are different; and a second output circuit for outputting the second data signal without turning off all the output transistors, if the comparing circuit judges that the first and second data signals are the same.
More Like This:
| JPS5911662 | ON CHIP BIAS GENERATOR |
| JP2001144596 | METHOD FOR CONTROLLING PWM CONTROL CIRCUIT PROVIDED WITH POWER MOSFET |
| JP3246624 | FET SWITCH CIRCUIT |
Inventors:
Tachio Igawa
Application Number:
JP18255191A
Publication Date:
November 05, 1997
Filing Date:
July 23, 1991
Export Citation:
Assignee:
Toshiba Corporation
Toshiba Microelectronics Co., Ltd.
Toshiba Microelectronics Co., Ltd.
International Classes:
H03K17/687; G11C7/06; G11C7/10; G11C11/409; G11C11/417; H03K19/00; H03K19/017; H03K19/0175; (IPC1-7): H03K17/687; G11C11/417; H03K19/0175
Attorney, Agent or Firm:
Kazuo Sato (3 others)