Title:
【発明の名称】半導体集積回路装置の機能ブロツク自動生成方法
Document Type and Number:
Japanese Patent JP2703224
Kind Code:
B2
Abstract:
PURPOSE:To make possible the automatic production of fundamental blocks by a method wherein the arrangement procedure of standard cells is represented in a programming language and a program is executed. CONSTITUTION:A constant role is provided on the arrangement of standard cells, the origin of each cell is assumed to be its lower left, the size of each cell is assumed to be known in advance and the cells are arranged being adjacent to each other in order to the right from the left in an X direction and to the upper side from the lower side in a Y direction. A pointer is made to have in the interior of a program, the origin of each cell is arranged in such a way as to come to its position and when a cell is arranged in a put-cell (); statement, the pointer is automatically moved by the amount of the length of the cell in the X direction and the origin of a cell to be put next is specified. After the cells went being put to the right from the left in the X direction in such a way, the pointer automatically sets an X coordinates in O and increases a Y coordinates by the amount 50 of the height of a cell A and sets it in (0.50) in an end-row ()p; statement and the following statement cell D is put at its position. Thereby, if the relative arrangement of cells is the same, the same description will do irrespective of the sizes of the cells.
More Like This:
| JPH0358448 | WIRING CORRECTING SYSTEM |
| JP2004523879 | System-on-a-chip field programmable gate array and microcontroller |
| JP3123454 | SEMICONDUCTOR INTEGRATED CIRCUIT |
Inventors:
Masahiko Kawamura
Application Number:
JP5535587A
Publication Date:
January 26, 1998
Filing Date:
March 12, 1987
Export Citation:
Assignee:
Toshiba Corporation
International Classes:
H01L21/82; G06F17/50; H01L21/822; H01L27/04; (IPC1-7): H01L21/82; G06F17/50; H01L21/822; H01L27/04
Domestic Patent References:
| JP60208844A |
Attorney, Agent or Firm:
Togawa Hideaki