Title:
WIRING SUBSTRATE AND ITS MANUFACTURING METHOD
Document Type and Number:
Japanese Patent JP2008258260
Kind Code:
A
Abstract:
To provide a wiring substrate wherein a metal layer having a nano- and micro-pattern is accurately and locally formed, and its manufacturing method.
The method of manufacturing a wiring substrate 100 includes a step to form a sacrifice layer of a first pattern on the substrate 10; a step to form a catalyst layer of a second pattern on the substrate; a step to deposit a metal layer on the catalyst layer of the second pattern by immersing the substrate in a nonelectrolytic plating liquid; and a step to remove the sacrifice layer by heating and to form a metal layer 34 of a third pattern.
More Like This:
Inventors:
KANEDA TOSHIHIKO
KIMURA SATOSHI
FURUHATA HIDEMICHI
AMAKO ATSUSHI
SAWAKI DAISUKE
KIJIMA TAKESHI
KIMURA SATOSHI
FURUHATA HIDEMICHI
AMAKO ATSUSHI
SAWAKI DAISUKE
KIJIMA TAKESHI
Application Number:
JP2007096398A
Publication Date:
October 23, 2008
Filing Date:
April 02, 2007
Export Citation:
Assignee:
SEIKO EPSON CORP
International Classes:
H05K3/18; H05K3/10
Attorney, Agent or Firm:
Yukio Fuse
Mitsue Obuchi
Mitsue Obuchi
Previous Patent: ON-LOAD TAP SWITCHING DEVICE AND ITS ENERGY ACCUMULATING APPARATUS
Next Patent: SURFACE-MOUNTING THIN-TYPE CAPACITOR
Next Patent: SURFACE-MOUNTING THIN-TYPE CAPACITOR