Title:
An input-and-output processing unit, an address justification verification method, and a program for address justification verification
Document Type and Number:
Japanese Patent JP5907099
Kind Code:
B2
More Like This:
| JP2011180819 | CPU HAVING MULTIPLE BOOT PROCEDURES |
| JPS6461845 | ADDRESS SIGNAL SUPPLY SYSTEM |
| JPH0546300 | CONNECTION CONTROLLER FOR PLURAL INPUT DEVICES |
Inventors:
Shinjiro Myoshima
Application Number:
JP2013057551A
Publication Date:
April 20, 2016
Filing Date:
March 21, 2013
Export Citation:
Assignee:
NEC
International Classes:
G06F13/14; G06F11/10; G06F13/00; G06F13/38
Domestic Patent References:
| JP2000066962A | ||||
| JP2001036548A | ||||
| JP2002544711A | ||||
| JP11282751A | ||||
| JP2009282651A | ||||
| JP2009537899A |
Attorney, Agent or Firm:
Rock wall Fuyuki
Makoto Shiokawa
Makoto Shiokawa