Title:
周波数合成装置用の位相切換デュアル・モジュラス・プレスケーラ回路
Document Type and Number:
Japanese Patent JP2005505979
Kind Code:
A
Abstract:
The double divider mode counter has two divide by two circuits (10,12) with a phase selector block (11) between them and commands (13) provided by the command unit. The command unit provides command signals (S0,S1,S2) to the selector blocks during phase switching for each period of division of two signal phase offsets for each branch, with the second signal phase offset being in phase advance by 90 degrees to the first signal phase offset.
More Like This:
| JP4713050 | Improved fractional-N phase-locked loop |
| JPH01103026 | COUNTER |
| JPS55136728 | PROGRAMMABLE COUNTER CIRCUIT WITH OFFSET FUNCTION |
Inventors:
Casa Grande, Anand
Application Number:
JP2003535335A
Publication Date:
February 24, 2005
Filing Date:
September 27, 2002
Export Citation:
Assignee:
ASULAB SOCIETA ANONYME
International Classes:
H03K23/66; H03L7/081; H03L7/18; H03K21/00; H03L7/197; (IPC1-7): H03K23/66; H03K21/00; H03L7/197
Attorney, Agent or Firm:
Masaki Yamakawa