Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
APPARATUSES AND METHODS INCLUDING FERROELECTRIC MEMORY AND FOR OPERATING FERROELECTRIC MEMORY
Document Type and Number:
WIPO Patent Application WO/2018/044486
Kind Code:
A1
Abstract:
Apparatuses and methods are disclosed that include ferroelectric memory and for operating ferroelectric memory. An example apparatus includes a capacitor having a first plate, a second plate, and a ferroelectric dielectric material. The apparatus further includes a first digit line and a first selection component configured to couple the first plate to the first digit line, and also includes a second digit line and a second selection component configured to couple the second plate to the second digit line.

Inventors:
DERNER, Scott J. (5032 E. Sagewood Drive, Boise, Idaho, 83716, US)
KAWAMURA, Christopher J. (1778 S. Toluka Way, Boise, Idaho, 83712, US)
Application Number:
US2017/045175
Publication Date:
March 08, 2018
Filing Date:
August 02, 2017
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MICRON TECHNOLOGY, INC. (8000 South Federal Way, Boise, Idaho, 83716, US)
International Classes:
G11C11/22; H01L27/11502
Foreign References:
US20020044477A12002-04-18
US20090010037A12009-01-08
US20120170348A12012-07-05
US20080265300A12008-10-30
US5959922A1999-09-28
Attorney, Agent or Firm:
ENG, Kimton et al. (DORSEY & WHITNEY LLP, 701 5th AveSuite 610, Seattle Washington, 98104, US)
Download PDF:
Claims:
CLAIMS

What is claimed is:

1. An apparatus, comprising:

a capacitor having a first plate, a second plate, and a ferroelectric dielectric material;

a first digit line;

a first selection component configured to couple the first plate to the first digit line;

a second digit line; and

a second selection component configured to couple the second plate to the second digit line.

2. The apparatus of claim 1 wherein the first selection component is coupled to a first word line and is configured to be activated responsive to activation of the first word line and wherein the second selection component is coupled to a second word line and is configured to be acti vated responsive to activation of the second word line.

3. The apparatus of claim 1 wherein the first selection component is coupled between the first digit line and the first plate of the capacitor and wherein the second selection component is coupled between the second digit line and the second plate of the capacitor.

4. The apparatus of claim 1 wherein the first selection component, second selection component, and capacitor are vertically stacked.

5. An apparatus, comprising:

a ferroelectric memory cell including first and second selection components; first and second digit lines coupled to the fi rst and second selection components, respectively;

a first access line coupled to a gate of the first selection component; a second access line coupled to a gate of the second selection component;

a sense component including a first sense node and a second sense node, the sense component configured to sense a voltage difference between the first and second sense nodes, amplify the voltage difference, and latch the voltage difference;

a first switch coupled to the first digit line and the first sense node, the first switch configured to selectively couple the first digit line to the first sense node;

a second switch coupled to the second digit line and the second sense node, the second switch coupled to selectively couple the second digit Sine to the second sense node.

6. The apparatus of claim 5, further comprising a driver circuit configured to provide a read voltage to the first digit line.

7. The apparatus of claim 5 wherein the sense component comprises: a first p-type field effect transistor having a gate;

a first n-type field effect transistor having a gate coupled to the gate of the first p-type field effect transistor;

a second p-type field effect transistor having a gate;

a second n-type field effect transistor having a gate coupled to the gate of the second p-type field effect transistor;

a first sense node coupled to drains of the first p-type and first n-type field effect transistors, and further coupled to the gates of the second p-type and second n- type field effect transistors; and

a second sense node coupled to drains of the second p-type and second n-type field effect transistors, and further coupled to the gates of the first p-type and first n- type field effect transistors.

8. The apparatus of claim 7, further comprising:

a plurality of first access lines each coupled to the first selection component of a respective ferroelectric memory cell of the plurality of ferroelectric memory cells; and a plurality of second access lines each coupled to the second selection component of a respective ferroelectric memory cell of the plurality of ferroelectric memory cells.

9. The apparatus of claim 5 wherein the ferroelectric memory cell comprises:

a first plate coupled to the first selection component;

a second plate coupled to the second selection component; and

a ferroelectric material positioned between the first and second plates.

10. The apparatus of claim 5, further comprising a reference switch coupled to the first sense node and configured to provide a reference voltage to the first sense node.

11. The apparatus of claim 5, further comprising:

a plurality of ferroelectric memory cells coupled to the first and second digit lines, each of the ferroelectric memory cells of the plurality of ferroelectric memory cells including respective first and second selection components.

12. The apparatus of claim 5 wherein the first and second digit lines are vertically offset relative to one another, and a ferroelectric capacitor vertically between the first and second selection components.

13. An apparatus comprising :

a plurality of memory cells arranged in rows and columns, each memory cell including first and second selection components, and further including a ferroelectric capacitor coupled between the first and second selection components;

a plurality of pairs of word lines, each pair of word lines of the plurality coupled to a respective row of memory cells;

a plurality of pairs of digit lines, each pair of digit lines of the plurality coupled to a respective column of memory cells; a row decoder coupled to the plurality of pairs of word lines and configured to activate a pair of word lines based on a row address;

a column decoder coupled to the plurality of pairs of digit lines and configured to activate a pair of digit Sines based on a column address: and

sense components coupled to the plurality of pairs of digit lines and configured to determine the stored states of the memory cells of an activated row of memor}' cells.

14. The apparatus of claim 13 wherein each of the plurality of pairs of digit lines includes a first digit Sine coupled to the first selection components of the memory cells of the respective column of memory cells and further includes a second digit line coupled to the second selection components of the memory cells of the respective column of memory ceils.

15. The apparatus of claim 14 wherein the sense components comprises a respective sense component coupled to each of the pairs of digit lines of the plurality of digit lines.

16. The apparatus of claim 15 wherein each sense component is configured to drive the second digit line of the pair of digit lines to which the sense component is coupled to a voltage and the sense component is further configured to drive the first digit line of the pair of digit lines to which the sense component is coupled to a voltage complementary to the voltage of the first digit.

17. The apparatus of claim 14 wherein each pair of word lines of the plurality includes a first word line coupled to gates of the first selection components of the respective row of memor}' cells and further includes a second word line coupled to gates of the second selection components of the respective row of memor}' cells, wherein the first selection components of the respective row of memory cells are activated by the first word line and the second selection components of the respective row of memory cells are activated by the second word line.

18. The apparatus of claim 13 wherein the first selection component, second selection component, and ferroelectric capacitor are vertically stacked and the ferroelectric capacitor is vertically between the first and second selection components.

19. A method, comprising:

coupling a first plate of a memory capacitor to a first digit line;

coupling a second plate of the memory capacitor to a second digit line;

providing a read voltage to the first plate of the memory capacitor to cause a change in voltage at the second plate of the memory capacitor;

sensing a voltage difference between a voltage at the second plate of the memory capacitor and a reference voltage;

amplifying the voltage difference to provide an amplified voltage difference; applying the amplified voltage difference to the first and second plates of the memory capacitor over the first and second digit lines, respectively;

decoupling the first plate of the memory capacitor from the first digit line; and decoupling the second plate of the memory capacitor from the second digit line.

20. The method of claim 19 wherein coupling the first plate of the memory capacitor to the first digit line and coupling the second plate of the second digit line comprises activating a first selection component and activating a second selection component, respectively.

21. The method of claim 19 wherein the coupling the first plate of the memory capacitor to the first digit line and the coupling the second plate of the second digit line are concurrent.

22. The method of claim 19 wherein amplifying the voltage difference to provide the amplified voltage difference comprises:

driving a first sense node of a sense component to ground and driving a second sense node of the sense component to a supply voltage responsive to the voltage of the second plate of the memory capacitor being greater than the reference voltage: and driving the first sense node of a sense component to the supply voltage and driving a second sense node of the sense component to ground responsive to the voltage of the second plate of the memory capacitor being less than the reference voltage.

23. The method of claim. 19 wherein the memory capacitor comprises a ferroelectric memory capacitor.

24. The method of claim 19, further comprising activating a sense component coupled to the second plate and provided the reference voltage.

25. A method, comprising:

driving a read voltage on a first digit line coupled to a first plate of a ferroelectric memory cell to cause a voltage change at a second plate of the ferroelectric memory ceil, the voltage change at the second plate of the ferroelectric memory cell provided to a second sense node of a sense amplifier over a second digit line coupled to the second plate of the ferroelectric memory cell;

providing a reference voltage to a first sense node of a sense amplifier;

comparing the voltage at the second sense node of the sense amplifier to the voltage of the first sense node;

driving the first and second sense nodes to complementary voltage levels based on the comparison;

coupling the first sense node to the first digit line to provide the complementary voltage levels to the first and second plates of the ferroelectric memory cell over the first and second digit lines, respectively; and

isolating the first and second plates from the first and second digit lines, respectively.

26. The method of claim 25, further comprising:

driving the first and second sense nodes to opposite complementary voltage levels, wherein the opposite complementary voltage levels are coupled to the first and second plates to change the polarization of the ferroelectric memory cell.

27. The method of claim 25, further comprising decoupling the second node from the second digit line prior to comparing the voltage at the second sense node of the sense amplifier to the voltage of the first sense node,

28. The method of claim 27, further comprising coupling the second node to the second digit line after driving the first and second sense nodes to complementary voltage levels based on the comparison.

29. The method of claim 25 wherein coupling the first sense node to the first digrt line to provide the complementary voltage levels to the first and second plates of the ferroelectric memory cell over the first and second digit lines, respectively, and isolating the first and second plates from the first and second digit lines, respectively, restores data on the ferroelectric memory cell.

30. The method of claim 25, further comprising driving the first and second sense nodes to a same voltage prior to isolating the first and second plates from the first and second digit lines.

31. The method of claim 25 wherein the complementary voltage levels comprise a supply voltage and ground.

Description:
APPARATUSES AND METHODS INCLUDING FERROELECTRIC MEMORY AND FOR OPERATING FERROELECTRIC MEMORY

CROSS-REFERENCE TO RELATED APPLICATION

] This application claims the filing benefit of U.S. Provisional Application No.

62/381,879, filed August 31 , 2016. This application is incorporated by reference herein in its entirety and for all purposes.

BACKGROUND

] Memory devices are widely used to store information in various electronic devices such as computers, wireless communication devices, cameras, digital displays, and the like. Information is stored by programing different states of a memory device. For example, binary devices have two states, often denoted by a logic "1" or a logic "0." In other systems, more than two states may be stored. To access the stored information, the electronic device may read, or sense, the stored state in the memory device. To store information, the electronic device may write, or program, the state in the memory device.

] Various types of memory devices exist, including random access memory

(RAM), read only menior}- (ROM), dynamic RAM (DRAM), synchronous dynamic RAM (SDRAM), ferroelectnc RAM (FeRAM), magnetic RAM (MRAM), resistive RAM (RRAM), flash memory, and others. Memory devices may be volatile or nonvolatile. Non-volatile memory, e.g., flash memory, can store data for extended periods of time even in the absence of an external power source. Volatile memory devices, e.g., DRAM, may lose their stored state over time unless they are periodically refreshed by an external power source. A binary memory device may, for example, include a charged or discharged capacitor. A charged capacitor may, however, become discharged over time through leakage currents, resulting in the loss of the stored information. Certain features of volatile memory may offer performance advantages, such as faster read or write speeds, while features of non-volatile memory, such as the ability to store data without periodic refreshing, may be advantageous.

] FeRAM may use similar device architectures as volatile memory but may have non-volatile properties due to the use of a ferroelectric capacitor as a storage device. FeRAM devices may thus have improved performance compared to other non-volatile and volatile memory devices. t is desirable, however, to improve the operation of FeRAM devices. For example, it may be desirable to have improved noise resistance during memory cell sensing, more compact circuits and reduced layout size, and improved timing for operation of FeRAM devices.

SUMMARY

[005] Apparatuses and methods are disclosed that include ferroelectric memory and for operating ferroelectric memory. In an aspect of the disclosure, an example apparatus includes a capacitor having a first plate, a second plate, and a ferroelectric dielectric material. The apparatus further includes a first digit line and a first selection component configured to couple the first plate to the first digit line, and also includes a second digit line and a second selection component configured to couple the second plate to the second digit line.

[006] In another aspect of the disclosure, an example method includes coupling a first plate of a memory capacitor to a first digit line and coupling a second plate of the rnernoiy capacitor to a second digit line. A read voltage is provided to the first plate of the memory capacitor to cause a change in voltage at the second plate of the memory capacitor, A voltage difference is sensed between a voltage at the second plate of the memory capacitor and a reference voltage, and the voltage difference is amplified to provide an amplified voltage difference. The amplified voltage difference is applied to the first and second plates of the memory capacitor ov er the fi rst and second digit lines, respectively. The first plate of the memor ' capacitor is decoupled from the first digit line and the second plate of the rnernoiy capacitor is decoupled from the second digit line.

BRIEF DESCRIPTION OF THE DRAWINGS

[007] Figure 1 is a block diagram of an example memory array that supports ferroelectric memory in accordance with various embodiments of the present disclosure. [008] Figure 2A is a schematic diagram, of an example circuit that includes a column of memory cells according to an embodiment of the present disclosure. Figure 2B is a schematic diagram of a sense component according to an embodiment of the disclosure.

[009] Figure 3A and Figure 3B are diagrams of example non-linear electrical properties for a ferroelectric memory cell in accordance with various embodiments of the present disclosure.

[010] Figure 4A is a timing diagram of various signals during a read operation according to an embodiment of the disclosure. Figure 4B is a timing diagram of various signals during a read operation according to an embodiment of the disclosure.

[011] Figure 5 A is a flow diagram of a read operation according to an embodiment of the disclosure. Figure 5B is a flow diagram of a read operation according to another embodiment of the disclosure.

[012] Figure 6 is a timing diagram of various signals during a write operation according to an embodiment of the disclosure.

[013] Figure 7 is a timing diagram of various signals during a write operation according to an embodiment of the disclosure.

[014] Figure 8 is a diagram depicting a cross-sectional side view of a portion of a memory array showing memory cells according to an embodiment of the disclosure.

[015] Figure 9 is a block diagram of a memory array that supports a ferroelectric memory in accordance with various embodiments of the present disclosure.

[016] Figure 10 is a block diagram of a system that supports a ferroelectric memory in accordance with various embodiments of the present disclosure.

DETAILED DESCRIPTION

[017] Certain details are set forth below to provide a sufficient understanding of embodiments of the disclosure. However, it will be clear to one skilled in the art that embodiments of the disclosure may be practiced without these particular details. Moreover, the particular embodiments of the present disclosure described herein are provided by way of example and should not be used to limit the scope of the disclosure to these particular embodiments. In other instances, well-known circuits, control signals, timing protocols, and software operations have not been shown in detail in order to avoid unnecessarily obscuring the disclosure. [018] Figure 1 illustrates an example memory array 100 that supports ferroelectric memory in accordance with various embodiments of the present disclosure. Memory array 1 0 may also be referred to as an electronic memory apparatus. Memory array 100 includes memory cells 105 that are programmable to store different states. Each memory cell 105 may be programmable to store two states, denoted as a logic 0 and a logic 1. In some cases, memory cell 105 is configured to store more than two logic states. A memory cell 105 may include a capacitor to store a charge representative of the programmable states. For example, a charged and uncharged capacitor may represent two logic states, respectively,

[019] A ferroelectric memory cell may include a capacitor that has a ferroelectric as the dielectric material. Different levels of charge of a ferroelectric capacitor may represent different logic states. Ferroelectric memory cells 105 may have beneficial properties that may result in improved performance relative to other memory architectures, for example, persistent storage of logic states without the need for periodic refresh operations.

[020] Operations such as reading and writing may be performed on memory cells 105 by activating or selecting the appropriate access lines 110 and digit lines 115. Access lines 110 may also be referred to as word lines 110. Activating or selecting a word line 1 0 or a digit line 1 15 may include applying a voltage to the respective line. Word lines 110 and digit lines 115 are made of conductive materials. For example, word lines 110 and digit lines 115 may be made of metals (such as copper, aluminum, gold, tungsten, etc.), metal alloys, doped semiconductors, other conductive materials, or the like. According to the example of Figure 1, each row of memory cells 105 is coupled to word lines 110 WL-CT and WL-CB, and each column of memory cells 105 is coupled to digit lines 115 BL-CT and BL-CB. By activating the respective word lines 110 and digit lines 115 (e.g., applying a voltage to the word lines 110 or digit lines 115), a memory cell 1 5 may be accessed at their intersection. Accessing the memory cell 105 may include reading or writing the memory cell 105. The intersection of a word lines 110 and digit lines 115 may be referred to as an address of a memory cell.

[021] In some architectures, the logic storing device of a cell, e.g., a capacitor, may be electrically isolated from the digit lines by selection components. A word line 110 may be coupled to and may control a respective selection component. For example, the selection component may be a transistor and the word line 1 10 may be coupled to the gate of the transistor. Activating the word line 110 results in an electrical coupling or closed circuit between the capacitor of a memory cell 105 and corresponding digit line 115. The digit lines may then be accessed to either read or write the memory cell 105.] Accessing memory cells 105 may be controlled through a row decoder 120 and a column decoder 130. In some examples, a row decoder 120 receives a row address from the memory controller 140 and activates the appropriate word lines 110 based on the received row address. Similarly, a column decoder 130 receives a column address from the memory controller 140 and activates the appropriate digit lines 115. For example, memory array 100 may include multiple word lines 110, and multiple digit lines 1 15. Thus, by activating word lines 110 WL-CT and WL-CB and digit lines 115 BL-CT and BL-CB, the memory cell 105 at their intersection may be accessed.

] Upon accessing, a memory cell 105 may be read, or sensed, by sense component 125 to determine the stored state of the memory cell 105. For example, after accessing the memory cell 105, the ferroelectric capacitor of memory cell 105 may discharge onto corresponding digit lines 115. Discharging the ferroelectric capacitor may be based on biasing, or applying a voltage, to the ferroelectric capacitor. The discharging may cause a change in the voltage of the digit lines 115, which sense component 125 may compare to a reference voltage (not shown) in order to determine the stored state of the memory cell 105. For example, if a digit line 115 has a higher voltage than the reference voltage, then sense component 125 may determine that the stored state in memory cell 105 was a logic 1 and vice versa. Sense component 125 may include various transistors or amplifiers in order to detect and amplify a difference in the signals, which may be referred to as latching. A separate sense component 125 may be provided for each pair of digit lines BL-CT and BL-CB. The detected logic state of memory cell 105 may then be output through column decoder 130 as output 135.

] A memory cell 105 may be programmed, or written, by activating the relevant word lines 110 and digit lines 1 15. As discussed above, activating word lines 110 electrically couples the corresponding row of memory cells 105 to their respective digit lines 115. By controlling the relevant digit lines 115 while the word lines 110 are activated, a memory cell 105 may be written— e.g., a logic value may be stored in the memory cell 105. Column decoder 130 may accept data, for example input 135, to be written to the memory cells 105. A ferroelectric memory cell 105 may be written by applying a voltage across the ferroelectric capacitor. This process is discussed in more detail below.

[025] In some memory architectures, accessing the memory cell 105 may degrade or destroy the stored logic state, and re-write or refresh operations may be performed to return the original logic state to memory cell 105. For example, the capacitor may be partially or completely discharged during a sense operation, corrupting the stored logic state. So the logic state may be re-written after a sense operation. Additionally, activating word lines 1 10 may result in the discharge of all rnernoiy cells in the row. Thus, several or all memory cells 105 in the row may need to be re-written.

[026] The memory controller 140 may control the operation (e.g., read, write, rewrite, etc.) of memory cells 105 through the various components, such as row decoder 120, column decoder 130, and sense component 125. Memory controller 140 may generate row and column address signals in order to activate the desired word lines 110 and digit lines 1 15, Memory controller 140 may also generate and control various voltage potentials used during the operation of memory array 100. In general, the amplitude, shape, or duration of an applied voltage discussed herein may be adjusted or varied and may be different for the various operations for operating memory array 100. Furthermore, one, multiple, or all memory cells 105 within rnernoiy array 100 may be accessed simultaneously. For example, multiple or ail ceils of memory array 100 may ¬ be accessed simultaneously during a reset operation in which all memory cells 105, or a group of memory cells 105, are set to a single logic state.

[027] Figure 2A illustrates an example circuit 200 that includes a column of memory cells according to an embodiment of the present disclosure. Figure 2 illustrates an example circuit 200 that includes memory cells 105 in accordance with various embodiments of the present disclosure. Circuit 200 includes memory cells 105 MC(0)- MC(n), where "n" depends on the array size. The circuit 200 further includes word lines WL-CT(0)~WL-CT(n) and WL-CB(0)-WL-CB(n), digit lines BL-CT and BL-CB, and sense component 125. The word lines, digit lines, and sense component may be examples of memory cells 105, word lines 110, digit lines 115, and sense component 125, respectively, as described with reference to Figure 1. While one column of memory cells 105 is shown in Figure 2A, a memory array may include a plurality of columns of memory cells as those shown.

] Memor - cells 105 may include a logic storage component, such as capacitor

205 that has a first plate, ceil top 230, and a second plate, ceil bottom 215. Cell tops

230 and cell bottoms 215 may be capacitively coupled through a ferroelectric material positioned between them. The orientation of cell tops 230 and cell bottoms 215 may be flipped without changing the operation of memory ceil 105. The memory cells 105 may further include selection components 220 and 224. The selection components 220 and 224 may be transistors, for example, n-type field effect transistors. In such an example, each of the memory cells 105 includes two transistors and one capacitor.] Circuit 200 also includes isolation switch 231 and reference switch 233. A reference signal VBLREF is provided to the reference switch 233. The isolation switch

231 is coupled to a sense node A of the sense component 125 and the reference switch 233 is coupled to a sense node B of the sense component 125. Activation of the isolation switch 231 is controlled by a signal ISO and activation of the reference switch 233 is controlled by a signal TSOREF. Circuit 200 also includes switch 235 and driver circuit 237. In some examples, switch 235 may be a transistor, for example, an n-type field effect transistor, and may be activated by applying a voltage equal to or greater than its threshold voltage. Activation of the switch 235 is controlled by a signal RESTORE. The driver circuit 237 provides a VREAD voltage when activated.

] Memory ceils 105 may be in electronic communication with sense component

125 through digit line BL-CT and digit line BL-CB. The switch 235 may be coupled in series between the sense component 125 and the digit line BL-CT and the driver circuit 237. The switch 235 electrically couples or isolates the sense component 125 from the memory cells 105 and the driver circuit 237. In the example of Figure 2A, cell tops 230 may be accessed via digit line BL-CT and cell bottoms may be accessed via digit line BL-CB, As described above, various states may be stored by charging or discharging capacitor 205.

] The stored state of capacitor 205 may be read or sensed by operating various elements represented in circuit 200. Capacitor 205 may be in electronic communication with digit lines BL-CB and BL-CT. For example, capacitor 205 can be isolated from digit lines BL-CB and BL-CT when selection components 220 and 224 are deactivated, and capacitor 2.05 can be coupled to digit Sines BL-CB and BL-CT when selection components 220 and 224 are activated. Activating selection components 220 and 224 may be referred to as selecting memor - cell 105. In some cases, selection components 220 and 224 are transistors and the operation is controlled by applying voltages to the transistor gates, where the voltage magnitude is greater than the threshold voltage of the transistors. Word line WL-CB may activate selection component 220 and word line WL-CT may activate selection component 224. For example, a voltage applied to word line WL-CB is applied to the transistor gate of selection component 220 and a voltage applied to word line WL-CT is applied to the transistor gate of selection component 224. As a result, the respective capacitor 205 is coupled with digit lines BL-CB and BL-CT, respectively. The memory cell 105 may be considered in storage mode when both word lines WL-CB and WL-CT are deactivated. The memory cell 105 may also be considered in storage mode when both word lines WL-CB and WL-CT are activated and the voltages of the digit lines BL-CB and BL-CT are the same.

[032] Word lines WL-CB(0)-WL-CB(n) and WL-CT(0)-WL-CT(n) are in electronic communication with selection components 220 and 224 of memory cells 105 MC(0)- MC(n), respectively. Thus, activating word lines WL-CB and WL-CT of a respective memory cell 105 may activate the memory cell 105. For example, activating WL- CB(0) and WL-CT(O) activates memory cell MC(0), activating WL-CB( l) and WL- CT(1) activates memory cell MC(1), and so on. In some examples, the positions of selection components 220 and 224 may be switched, such that selection component 220 is coupled between digit line BL-CT and cell top 230, and the selection component 224 is coupled between digit line BL-CB and cell bottom 215.

[033] Due to the ferroelectric material between the plates of capacitor 205, and as discussed in more detail below?, capacitor 205 may not discharge upon coupling to digit lines BL-CB and BL-CT, To sense the logic state stored by ferroelectric capacitor 205, word lines WL-CB and WL-CT may be biased to select a respective memory cell 105, and a voltage may be applied to the digit line BL-CT, for example, by driver circuit 237. Tire digit line BL-CT bias may be applied before or after activating selection component 224. Biasing the digit line BL-CT may result in a voltage difference across capacitor 205, which may yield a change in the stored charge on capacitor 205. The magnitude of the change in stored charge may depend on the initial state of each capacitor 205— e.g., whether the initial state stored a logic 1 or a logic 0. When the selection component 220 is activated by the word line WL-CB, the change in stored charge may cause a change in the voltage of digit line BL-CB based on the charge stored on capacitor 205 , The resulting voltage of digit line BL-CB may be compared to a reference (e.g., a voltage of the VBLREF signal) by the sense component 125 in order to determine the stored logic state in each memory cell 105.

I Sense component 125 may include various transistors or amplifiers to detect and amplify a difference in signals, which may be referred to as latching. Sense component 125 may include a sense amplifier that receives and compares the voltage of digit line BL-CB and the voltage of the reference signal VBLREF, which may be a reference voltage. The sense amplifier output may be driven to the higher (e.g., a positive) or lower (e.g., negative or ground) supply voltage based on die comparison. For instance, if digit line BL-CB has a higher voltage than reference signal VBLREF '' , then the sense amplifier output may be driven to a positive supply voltage. In some cases, the sense amplifier may additionally drive digit line BL-CB to the supply voltage and drive the digit line BL-CT to the negative or ground voltage. Sense component 125 may then latch the output of the sense amplifier and/or the voltage of digit line BL- CB, which may be used to determine the stored state in memory cell 105, e.g., logic 1. Alternatively, if digit line BL-CB has a lower voltage than reference signal VBLREF, the sense amplifier output may be driven to a negative or ground voltage. In some cases, the sense amplifier may additionally drive digit line BL-CB to the supply voltage to the negative or ground voltage and drive the digit line BL-CT to the supply voltage. Sense component 125 may similarly latch the sense amplifier output to determine the stored state in memory cell 105, e.g., logic 0. The latched logic state of memory cell 105 may then be output, for example, through column decoder 130 as output 135 with reference to Figure I . In embodiments where the sense component 125 drives the digit lines BL-CB and BL-CT to complementary voltages (e.g., the supply voltage is complementary to the negative or ground voltage, and the negative or ground voltage is complementary to the supply voltage), the complementary voltage may be applied to the memory cell 105 to restore the original data state read. By restoring the data, a separate restore operation is unnecessary. ] As previously described, the digit lines BL-CB and BL-CT and the selection components 220 and 224 provide independent control of cell bottom 215 and cell bottom 230 of the capacitor 205, thus, removing the need for a shared cell plate, as is typical with conventional ferroelectric memories. As a result, the cells may be less susceptible to disturb mechanisms, for example, cell plate related partem noise. Additionally, cell plate driver circuits, which are needed for shared cell plate designs, are not needed which can reduce circuit size. The digit lines of the plurality of columns of memory cells may be driven to voltages independently of one another. For example, the digit line BL-CT (the digit line coupled through a selection component to the cell top, which is opposite of the cell bottom) of a first column of mernoiy cells may be driven to a voltage independently of the voltage to which the digit line BL-CT of a second column of memory- cells are driven.

] Figure 2B illustrates a sense component 125 according to an embodiment of the disclosure. The sense component 125 includes p-type field effect transistors 252 and 256 and n-type field effect transistors 262 and 266. Gates of the transistor 252 and transistor 262 are coupled to sense node A, Gates of the transistor 256 and transistor 266 are coupled to sense node B. The transistors 252 and 256, and the transistors 262 and 266 represent a sense amplifier. A p-type field effect transistor 258 is configured to be coupled to a power supply (e.g., VREAD voltage power supply) and is coupled to a common node of the transistors 252 and 256. The transistor 258 is activated by an active PSA signal (e.g., active low logic). An n-type field effect transistor 268 is configured to be coupled to a reference voltage (e.g., ground) and is coupled to a common node of the transistors 262 and 266. The transistor 268 is activated by an active NSA signal (e.g., active high logic).

] In operation, the sense amplifier is activated by activating the PSA and NSA signals to couple the sense amplifier to the voltage of the power supply and the reference voltage. When activated, the sense amplifier compares the voltages of sense nodes A and B, and amplifies a voltage difference by driving the sense nodes A and B to complementary voltage levels (e.g., driving sense node A to VREAD and sense node B to ground, or driving sense node A to ground and sense node B to VREAD). When the sense nodes A and B have been driven to the complementary voltage levels, the states of sense nodes A and B are latched by the sense amplifier and remain latched until the sense amplifier is deactivated.

[038] With reference to Figure 2 A, to write memory ceil 105, a voltage may be applied across capacitor 205. Various methods may be used. In some examples, selection components 220 and 224 may be activated through word lines WL-CB and WL-CT, respectively, in order to electrically couple capacitor 205 to digit lines BL-CB and BL-CT. For a ferroelectric capacitor 205, a voltage may be applied across capacitor 205 by controlling the voltage of cell top 230 (through digit line BL-CT) and cell bottom 235 (through digit line BL-CB) to apply a positive or negative voltage across the capacitor 205.

[039] In some examples, a write-back operation may be performed after sensing. As previously discussed, the sense operation may degrade or destroy the originally stored logic value of the memory cell 105. After sensing, the detected logic value may be written back to the memory cell 105. For example, sense component 125 may determine the logic state of memory cell 105 and may then write the same logic state back, for example, through isolation switch 231 and switch 235.

[040] Ferroelectric materials have non-linear polarization properties. Figure 3 A and

Figure 3B illustrate examples of non-linear electrical properties with hysteresis curves 300-a (Figure 3A) and 300-b (Figure 3B) for a memory cell for ferroelectric memory in accordance with various embodiments of the present disclosure. Hysteresis curves 300- a and 300-b illustrate an example ferroelectric memory cell writing and reading process, respectively. Hysteresis curves 300 depict the charge, Q, stored on a ferroelectric capacitor (e.g., capacitor 205 of Figure 2) as a function of a voltage difference, V.

[041] A ferroelectric material is characterized by a spontaneous electric polarization, for example, it maintains a non-zero electric polarization in the absence of an electric field. Example ferroelectric materials include barium titanate (BaTi03), lead titanate (PbTi03), lead zirconium titanate (PZT), and strontium bismuth tantaiate (SBT). The ferroelectric capacitors described herein may include these or other ferroelectric materials. Electric polarization within a ferroelectric capacitor results in a net charge at the ferroelectric material's surface and attracts opposite charge through the capacitor terminals. Thus, charge is stored at the interface of the ferroelectric material and the capacitor terminals. Because the electric polarization may be maintained in the absence of an externally applied electric field for relatively long times, even indefinitely, charge leakage may be significantly decreased as compared with, for example, capacitors employed in volatile memory arrays. This may reduce the need to perform refresh operations as described above for some volatile memory architectures.

] Hysteresis curves 300 may be understood from the perspective of a single terminal of a capacitor. By way of example, if the ferroelectric material has a negative polarization, positive charge accumulates at the terminal. Likewise, if the ferroelectric material has a positive polarization, negative charge accumulates at the terminal. Additionally, it should be understood that the voltages in hysteresis curves 300 represent a voltage difference across the capacitor and are directional. For example, a positive voltage may be realized by applying a positive voltage to the terminal in question (e.g., a cell top 230) and maintaining the second terminal (e.g., a cell bottom 215) at ground (or approximately zero volts (0V)). A negative voltage may be applied by maintaining the terminal in question at ground and applying a positive voltage to the second terminal, for example, positive voltages may be applied to negatively polarize the terminal in question. Similarly, two positive voltages, two negative voltages, or any combination of positive and negative voltages may be applied to the appropriate capacitor terminals to generate the voltage difference shown in hysteresis cun/es 300.] As depicted in hysteresis curve 300-a, the ferroelectric material may maintain a positive or negative polarization with a zero voltage difference, resulting in two possible charged states: charge state 305 and charge state 310. According to the example of Figure 3, charge state 305 represents a logic 0 and charge state 310 represents a logic 1. In some examples, the logic values of the respective charge states may be reversed without loss of understanding.

] A logic 0 or 1 may be written to the memory cell by controlling the electric polarization of the ferroelectric material, and thus the charge on the capaci tor terminals, by applying voltage. For example, applying a net positive voltage 315 across the capacitor results in charge accumulation until charge state 305-a is reached. Upon removing voltage 315, charge state 305-a follows path 320 until it reaches charge state 305 at zero voltage potential. Similarly, charge state 310 is written by applying a net negative voltage 325, which results in charge state 310-a. After removing negative voltage 325, charge state 310-a follows path 330 until it reaches charge state 310 at zero voltage. Charge states 305 and 310 may also be referred to as the remnant polarization (Pr) values, which is the polarization (or charge) that remains upon removing the external bias (e.g., voltage),

] To read, or sense, the stored state of the ferroelectric capacitor, a voltage may ¬ be applied across the capacitor. In response, the stored charge, Q, changes, and the degree of the change depends on the initial charge state, and as a result, the final stored charge (Q) depends on whether charge state 305-b or 310-b was initially stored. For example, hysteresis curve 300-h illustrates two possible stored charge states 305-b and 310-b. Voltage 335 may be applied across the capacitor as previously discussed. Although depicted as a positive voltage, voltage 335 may be negative. In response to voltage 335, charge state 305-b may follow path 340, Likewise, if charge state 310-b was initially stored, then it follows path 345. The final position of charge state 305-c and charge state 310-c depend on a number of factors, including the specific sensing scheme and circuitry.

] In some cases, the final charge may depend on the intrinsic capacitance of the digit line coupled to the memory cell. For example, if the capacitor is electrically coupled to the digit line and voltage 335 is applied, the voltage of the digit line may rise due to its intrinsic capacitance. So a voltage measured at a sense component may not equal voltage 335 and instead may depend on the voltage of the digit line. The position of final charge states 305-c and 310-c on hysteresis curve 300-b may thus depend on the capacitance of the digit line and may be determined through a load-line analysis. Charge states 305-c and 310-c may be defined with respect to the digit line capacitance. As a result, the voltage of the capacitor, voltage 350 or voltage 355, may be different and may depend on the initial state of the capacitor.

] By comparing the digit line voltage to a reference voltage, the initial state of the capacitor may be determined. The digit line voltage may be the difference between voltage 335 and the final voltage across the capacitor, voltage 350 or voltage 355 (e.g., voltage 335 - voltage 350) or (e.g., voltage 335 - voltage 355). A reference voltage may be generated such that its magnitude is between the two possible digit line voltages in order to determine the stored logic state, for example, if the digit line voltage is higher or lower than the reference voltage. For example, the reference voltage may be an average of the two quantities (voltage 335 - voltage 350) and (voltage 335 - voltage 355). Upon comparison by the sense component, the sensed digit line voltage may be determined to be higher or lower than the reference voltage, and the stored logic value of the ferroelectric memory cell (e.g., a logic 0 or 1) may be determined.

] Figure 4A is a timing diagram of various signals during a read operation according to an embodiment of the disclosure. Figure 4A will be described with reference to memory array 100 and example circuit 2,00 of Figures 1 and 2. The data state stored by the memory cell 105 in the example read operation of Figure 4A is a logic "1".

] Prior to time TO, the digit lines BL-CB and BL-CT are at a reference voltage, for example, ground, and the switch 235 is deactivated. Also prior to time TO, the reference switch 233 is activated by the ISOREF signal to set the voltage of sense node B to the VREF voltage of the reference signal VBLREF. The isolation switch 231 is activated by the ISO signal to set the voltage of sense node A to ground by being coupled to the digit line BL-CB.

] At time TO, the word lines WL-CB and WL-CT are activated to activate selection components 220 and 224, respectively, of a memory ceil 105 being accessed. As a result, the digit line BL-CB is coupled to cell bottom 215 and the digit line BL-CT is coupled to cell top 230 of the capacitor 205. At time Tl, the driver circuit 237 is activated to provide a voltage VREAD to the cell top 230 over the digit line BL-CT and through the selection component 2,24. The voltage VREAD is coupled through the capacitor 205 from the cell top 230 to cause a voltage change at the cell bottom 215. As previously discussed, the magnitude of the change in voltage caused at the cell bottom 215 is based at least in part on the charge state initially stored by the capacitor. With the charge state of the present example of Figure 4 A corresponding to a logic 1, the voltage at cell bottom 215 due to voltage VREAD is greater than the VREF voltage of the reference signal VBLREF. The voltage of the cell bottom 215 is coupled to the sense node A of the sense component 125 through selection component 22,0, over digit line BL-CB, and through isolation switch 231.

] In some embodiments, the timing of the signals may be different than that specifically shown in Figure 4A. For example, the word line WL-CT may be activated prior to activating the word line WL-CB. In another example, the VREAD voltage is provided to the cell top 230 prior to activation of the word line WL-CB. Other signal timings may be used as well in other embodiments to couple the cell top to the digit line BL-CT and couple the cell bottom to the digit line BL-CB, provide the VREAD voltage to the cell top 230, and cause a voltage change at the cell bottom 215 that is provided to the sense node A of the sense component 125.

] At time T2, the ISO signal deactivates the isolation switch 231 and the reference switch 233 is deactivated to isolate the sense nodes A and B of the sense component 125. The sense component 125 is activated at time T3 to compare the voltage of sense node A (the voltage of the cell bottom 215 responsive to the VREAD voltage) with the voltage of sense node B (the voltage of the cell top 235 at the VREF voltage of the reference signal VBLREF). Due to the voltage of sense node A being greater than the voltage of the reference signal VBLREF of sense node B, the sense component 125 drives sense node A to the VREAD voltage and drives sense node B to ground. The VREAD voltage at sense node A represents the logic 1 state read from the memory cell 105. While not shown in Figure 4A, the detected logic state of memor ' cell 105 may then be output through column decoder 130 as output 135 (Figure 1 ). The isolation switch 231 is activated at time T4 by the ISO signal to couple sense node A to digit line BL-CB.

] At time T5, the driver circuit 237 is deactivated to no longer provide the

VREAD voltage, and the switch 235 is activated by the RESTORE signal (not shown) to couple sense node B to the digit line BL-CT. As a result, the digit line BL-CT is driven to ground, and consequently, the cell top 230 is also driven to ground. Conversely, the digit line BL-CB is driven to the VREAD voltage through the isolation switch 231, and consequently, the cell bottom 215 is also driven to the VREAD voltage. The activation of the switch 235 restores the charge on the capacitor 205 to ensure that the read operation does not change or degrade the logic 1 state stored by the memory cell 1 5.

] The sense component 125 is deactivated at time T6 and the voltage of sense node A (and the voltage digit line BL-CB) changes to ground, and the word lines WL- CB and WL-CT are deactivated at time T7 to deactivate the selection components 220 and 224 to isolate the capacitor 205 from the digit lines BL-CB and BL-CT, all respectively, to complete the read operation.

] Figure 4B is a timing diagram of various signals during a read operation according to an embodiment of the disclosure. Figure 4B will be described with reference to memory array 100 and example Circuit 200 of Figures 1 and 2. The data state stored by the memory cell 105 in the example read operation of Figure 4B is a logic "0".

] Prior to time TO, the digit lines BL-CB and BL-CT are at a reference voltage, for example, ground, and the switch 235 is deactivated. Also prior to time TO, the reference switch 233 is activated by the ISOREF signal to set the voltage of sense node B to the VREF voltage of the reference signal VBLREF. The isolation switch 231 is activated by the ISO signal to set the voltage of sense node A to ground by being coupled to the digit line BL-CB.

] At time TO, the word lines WL-CB and WL-CT are activated to activate selection components 220 and 224, respectively, of a memory ceil 105 being accessed. As a result, the digit line BL-CB is coupled to cell bottom 235 and the digit line BL-CT is coupled to cell top 230 of the capacitor 205. At time Tl, the driver circuit 237 is activated to provide a voltage VREAD to the ceil top 230 over the digit line BL-CT and through the selection component 224. The voltage VREAD is coupled through the capacitor 205 from the cell top 230 to cause a voltage change at the cell bottom 215 and causes a change in voltage . In contrast with the example read operation for logic 1 of Figure 4A, as a result of the charge state of the present example of Figure 4B corresponding to a logic 0, the voltage at cell bottom 215 due to voltage VREAD is less than the VREF voltage of the reference signal VBLREF. The voltage of the cell bottom 215 is coupled to the sense node A of the sense component 125 through selection component 220, over digit line BL-CB, and through isolation switch 231. As with the example read operation of Figure 4A, in some embodiments, the timing of the signals may be different than that specifically shown in Figure 4B.

] At time T2, the ISO signal deactivates the isolation switch 231 and the reference switch 233 is deactivated to isolate the sense nodes A and B of the sense component 125. The sense component 125 is activated at time T3 to compare the voltage of sense node A (the voltage of the cell bottom 215 responsi ve to the VREAD voltage) with the voltage of sense node B (the voltage of the cell top 235 at the VREF voltage of the reference signal VBLREF). Due to the voltage of sense node A being less than the voltage of the reference signal VBLREF of sense node B, the sense component 125 drives sense node A to ground and drives sense node B to the VREAD voltage. The ground voltage of sense node A represents the logic 0 state read from the memory cell 105. While not shown in Figure 4B, the detected logic state of memory cell 105 may then be output through column decoder 130 as output 135 (Figure 1). The isolation switch 231 is activated at time T4 by the ISO signal to couple sense node A to digit line BL-CB.

[059] At time T5, the driver circuit 237 is deactivated to no longer provide the

VREAD voltage, and the switch 235 is activated by the RESTORE, signal (not shown) to couple sense node B to the digit line BL-CT. As a result, the digit line BL-CT is driven to the VREAD voltage, and consequently, the cell top 230 is also driven to the VREAD voltage. Conversely, the digit line BL-CB is driven to ground through the isolation switch 23 , and consequently, the cell bottom 215 is also driven to ground. The activation of the switch 235 restores the charge on the capacitor 205 to ensure that the read operation does not change or degrade the logic 0 state stored by the memory cell 105.

[060] The sense component 125 is deactivated at time T6. The voltage of the sense node B (and the digit line BL-CT) changes to ground and the voltage of sense node A (and the digit line BL-CB) remains at ground. The word lines WL-CB and WL-CT are deactivated at time 11 to deactivate the selection components 220 and 2,24 to isolate the capacitor 205 from the digit lines BL-CB and BL-CT, all respectively, to complete the read operation.

[061] Figure 5A is a flow diagram for a method 500 according to an embodiment of the invention. The method 500 may be used to read a memory cell, for example, memory cell 105 previously discussed. Figure 5A will be described with reference to memory array 100 and example circuit 200 of Figures 1 and 2.

[062] The method 500 includes coupling a first plate of a memory capacitor to a first digit line at step 502 and coupling a second plate of the memory capacitor to a second digit line at step 504. For example, coupling the cell top 230 to the digit line BL-CT and coupling the cell bottom 215 to the digit line BL-CB. Selection components 220 and 224 may be used to couple the cell bottom. 2 5 and cell top 230 to the digit lines BL-CB and BL-CT, respectively. Tlie coupling of the cell bottom 215 to the digit line BL-CB and coupling tlie cell top 230 to the digit line BL-CT may be concurrent in some embodiments. In other embodiments, the coupling of the cell bottom 215 to the digit line BL-CB and coupling the cell top 230 to the digit line BL-CT may not be concurrent.

] A read voltage is pro vided at step 506 to the first plate of the memory capacitor to cause a change in voltage at the second plate of the memory capacitor. An example read voltage is VREAD provided to the cell top 230. At step 508 a voltage difference is sensed between a voltage at the second plate of the memory capacitor and a reference voltage, and the voltage difference is amplified at step 510 to provide an amplified voltage difference. With reference to Figures 1 and 2, the sense component 125 senses a voltage difference between a voltage of the cell top 230 and a reference voltage, such as the reference signal VBLREF, and the sense component 125 amplifies tlie voltage difference , for example, by driving an output to a supply and/or reference voltage. As previously discussed, in some embodiments, the sense nodes A and B of the sense component 125 are driven to complementary voltage levels (e.g., driving sense node A to VREAD and sense node B to ground responsive to a voltage of the cell bottom 215 being greater than the voltage of the reference signal VBLREF, or driving sense node A to ground and sense node B to VREAD responsive to a voltage of the cell bottom 215 being less than the voltage of tlie reference signal VBLREF).

] The amplified voltage difference is applied at step 512 to the first and second plates of the memory capacitor over the first and second digit lines, respectively. The first plate of the memory capacitor is decoupled from the first digit line at step 514 and tl e second plate of the memoiy capacitor is decoupled from tlie second digit line at step 516. For example, with reference to Figures 1 and 2, the amplified voltage difference is applied to the cell top 230 and cell bottom 215 through the digit lines BL-CT and BL- CB, respectively. The selection component 224 may be used to decouple the digit line BL-CT from the cell top 230 and the selection component 220 may be used to decouple the digit line BL-CB from the cell bottom 215,

] Figure 5B is a flow diagram for a method 520 according to an embodiment of tl e invention. Tlie method 520 may be used to read a memory ceil, for example, memory ceil 105 previously discussed. Figure 5B will be described with reference to memory array 100 and example circuit 200 of Figures 1 and 2.

[066] The method 520 includes driving a read voltage on a first digit line coupled to a first plate of a ferroelectric memory cell at step 522 to cause a voltage change at a second plate of the ferroelectric memory cell . For example, a read voltage VREAD may be driven on the digit line BL-CT, which may be coupled through the selection component 224 to the cell top 230. The voltage change at the second plate of the ferroelectric memory cell is provided at step 524 to a second sense node of a sense amplifier over a second digit line coupled to the second plate of the ferroelectric memory cell. As previously discussed, the cell bottom 215 may experience a voltage change due to the VREAD voltage, and the voltage change may be provided to the sense node A of the sense component 125.

[067] A reference voltage, such as the reference signal VBLREF, is provided at step

526 to a first node of a sense amplifier and the voltage at the second sense node of the sense amplifier is compared to the voltage of the fi rst sense node at step 528. The first and second sense nodes are driven to complementary voltage levels based on the comparison at step 530. With reference to Figures 1 and 2, the sense component 125 may compare the voltages of the sense nodes A and B and drive the sense nodes A and B to complementar ' voltages, for example, to the VREAD voltage and to ground.

[068] At step 532 the first sense node is coupled to the first digit line to provide the complementary voltage levels to the first and second plates of the ferroelectric memory cell over the first and second digit lines, respectively, and at step 534 the first and second plates are isolated from the first and second digit lines, respectively,

[069] Figure 6 is a timing diagram of various signals during a write operation according to an embodiment of the disclosure. Figure 6 will be described with reference to memory array 100 and example circuit 200 of Figures 1 and 2. In the example write operation of Figure 6 a logic "0" is written to a memory cell 105 that currently stores a logic ' '.

[070] Prior to time TA, the word lines WL-CB and WL-CT are activated to activate selection components 220 and 224, respectively. As a result, the digit line BL-CB is coupled to cell bottom 215 and the digit line BL-CT is coupled to cell top 230 of the capacitor 205. The voltage of the digit line BL-CB is at the VREAD voltage representing the currently stored logic "1 " and the voltage of the digit line BL-CT is at a reference voltage, for example, ground. Also prior to time TA, the digit line BL-CB is coupled to sense node A of the sense component 125 through activated isolation switch 231, and the digit line BL-CT is coupled to sense node B of the sense component 125 through activated switch 235. Thus, prior to time TA, the sense nodes A and B are coupled to cell bottom 215 and cell top 230, respectively.

] At time TA, a write amplifier (not shown) coupled to sense nodes A and B drives the sense node A from the VREAD voltage to ground and drives sense node B from ground to the VREAD voltage. The voltages of sense nodes A and B are latched by the sense component 125. With the sense nodes A and B driven by the write amplifier, the voltage of the digit line BL-CB changes to ground and the voltage of the digit line BL-CT changes to the VREAD voltage. The ground voltage of the sense node A and the digit line BL-CB represents the logic "0" written to the capacitor 205. The ground voltage of the digit line BL-CB and the VREAD voltage of the digit line BL-CT is applied to the cell bottom 215 and to the cell top 230 through the activated selection component 220 and 224, all respectively. As a result, the capacitor 205 becomes polarized in an opposite polarization to change the stored data from a logic "F' to a logic "0".

] By time TB the voltages at the sense nodes A and B have been latched by the sense component 125 and the voltages of the sense nodes A and B are no longer driven by the write amplifier. The sense component 125 is deactivated at time TB and the voltage of the sense node B (and the digit line BL-CT) changes to ground. The word lines WL-CB and WL-CT are deactivated at time TC to complete the write operation .] Figure 7 is a timing diagram of various signals during a write operation according to an embodiment of the disclosure. Figure 7 will be described with reference to memory array 100 and example circuit 200 of Figures 1 and 2. In the example write operation of Figure 7 a logic "1" is written to a memory cell 105 that currently stores a logic "0".

] Prior to time TA, the word lines WL-CB and WL-CT are activated to activate selection components 220 and 224, respectively. As a result, the digit line BL-CB is coupled to cell bottom 215 and the digit line BL-CT is coupled to cell top 230 of the capacitor 205. The voltage of the digit line BL-CB is at ground representing the currently stored logic "0" and the voltage of the digit line BL-CT is at the VREAD voltage. Also prior to time TA, the digit line BL-CB is coupled to sense node A of the sense component 125 through activated isolation switch 231, and the digit line BL-CT is coupled to sense node B of the sense component 125 through activated switch 235. Thus, prior to time TA, the sense nodes A and B are coupled to cell bottom 215 and cell top 230, respectively.

] At time TA, a write amplifier (not shown) coupled to sense nodes A and B drives the sense node A from ground to the VREAD voltage and drives sense node B from the VREAD voltage to ground . The voltages of sense nodes A and B are latched by the sense component 125. With the sense nodes A and B driven by the write amplifier, the voltage of the digit line BL-CB changes to the VREAD voltage and the voltage of the digit line BL-CT changes ground. The VREAD voltage of the sense node A and the digit line BL-CB represents the logic "1" written to the capacitor 205. The VREAD voltage of the digit line BL-CB and the ground voltage of the digit line BL-CT is applied to the cell bottom 215 and to the cell top 230 through the activated selection component 220 and 224, all respectively. As a result, the capacitor 205 becomes polarized in an opposite polarization to change the stored data from a logic "0" to a logic "1".

] By time TB the voltages at the sense nodes A and B have been latched by the sense component 125 and the voltages of the sense nodes A and B are no longer driven by the write amplifier. The sense component 125 is deactivated at time TB and the voltage of the sense node B (and the digit line BL-CT) changes to ground. The word lines WL-CB and WL-CT are deactivated at time TC to complete the write operation .] In some embodiments, the write operations described with reference to Figures

6 and 7 may be performed in conjunction with a read operation, for example, read operations described with reference to Figures 4A and 4B. For example, with reference to the example read operation of Figure 4A, the example write operation of Figure 6 may be performed following activation of the switch 235 at time T5. In another example, with reference to the example read operation of Figure 4B, the example write operation of Figure 7 may be performed following activation of the activation of the switch 235 at time T5. The example write operations of Figures 6 and 7 may be performed in conjunction with different operations in other embodiments. I As previously described with reference to Figures 4A and 4B, a logic "1" is represented by a voltage on the cell bottom greater than the VREF voltage of the reference signal VBLREF, and a logic "0 " ' is represented by a voltage on the cell bottom, less than the VREF voltage of the reference signal VBLREF. As also previously described with reference to the example write operations of Figures 6 and 7 a logic "1" is written by applying the VREAD voltage to the cell bottom and ground to the cell top, and a logic "0' 1 is written by applying ground to the cell bottom and the VREAD voltage to the cell top. In some examples, the logic values corresponding to the voltages relative to the voltage of the VREF reference signal VBLREF, and the application of the net positive/negative voltages for writing the logic values may be reversed without loss of understanding.

I Tire example voltages and signal timing described with reference to the read and write operations of Figures 4-7 have been provided for illustrative purposes, and are not intended to limit the scope of the present disclosure. It will be appreciated that the voltages and relative signal timing may be modified without departing from the scope of the present disclosure.

I Figure 8 illustrates a portion of a memory array 100 including an example embodiment of memory cells 105 according to the disclosure.

I Tire illustrated region of memory array 100 includes digit tines BL-CT and BL-

CB. The digit lines BL-CT and BL-CB are vertically offset relative to another and may ¬ be connected to a sense component 125. A pair of adjacent memory cells 105 are shown, with such adjacent memory cells being in a common column as one another within the memory array (e.g., being along a common column represented by digit tines BL-CT and BL-CB). Insulative material 48 is shown to surround the various components of memory cells 105. In some embodiments the memory cells 105 may be referred to as substantially identical memory cells along a column of a memory array, with the term "substantially identical" meaning that the memor ' cells are identical to one another within reasonable tolerances of fabrication and measurement.

I The digit line BL-CB is shown to be over and supported by a base 15. Such base may be a semiconductor material. The memor - cells 105 each includes selection components 220 and 224 and a ferroelectric capacitor 205. The capacitor 205 is vertically between the selection components 220 and 224 of memory cell 105. The capacitor 205 includes a first plate, cell top 230, and a second plate, cell bottom 215, and a ferroelectric material 232 disposed between the cell top 230 and the cell bottom 215. Although the cell top 230 is shown to be container-shaped and the ceil bottom 215 is shown to extend within such container shape, in other embodiments the cell top and bottom may have other configurations. For instance, the cell top and bottom may- have planar configurations. Pillar 212 extends from digit line BL-CT to the cell top 230 of capacitor 205, and the pillar 202 extends from the digit line BL-CB to the cell bottom 215 of capacitor 205.

] The selection component 224 has source/drain region 214 extending to the cell top 230 of capacitor 205, and has source/drain region 216 extending to the digit line BL-CT. The selection component 224 also has channel region 218 between the source/drain regions 214 and 216. Gate 211 is along the channel region 218 and offset from the channel regions by gate dielectric material 213. The gate 211 may be included in a word line WL-CT.

] The selection component 220 has source/drain region 204 extending to the cell bottom 215 of capacitor 205, and has source/drain region 206 extending to the digit line BL-CB. The selection component 220 also has channel region 208 between the source/drain regions 204 and 206. Gate 201 is along the channel region 208 and offset from the channel regions by gate dielectric material 203, Tire gate 201 may be included in a word lien WL-CB.

] As shown in the embodiment of Figure 8, the selection components 220 and

224 and capacitor 205 of the memory cell 105 are vertically stacked, which may enable memory cells 105 to be packed to high levels of integration.

] In some embodiments, the relative orientations of digit lines BL-CT and BL-CB are reversed so that the digit line BL-CT is over a supporting substrate 15 and the digit line BL-CB is over the digit line BL-CT. In such other embodiments the illustrated capacitors 205 would be inverted relative to the shown configuration of Figure 8 and accordingly container shaped cell tops 230 would open upwardly instead of downwardly.

] Figure 9 illustrates a block diagram of a portion of memory 900 that includes memory array 100 that supports a ferroelectric memory in accordance with various embodiments of the present disclosure. Memory array 100 may be referred to as an electronic memory apparatus and includes memory controller 140 and memory cell 105, which may be examples of memory controller 140 and memory cell 105 described with reference to Figures 1, 2, or 4-7.

[088] Memory controller 140 may include biasing component 905 and timing component 910, and may operate memory array 100 as described in Figure 1. Memory controller 140 may be in electronic communication with word lines 110, digit lines 115, and sense component 125, which may be examples of word line 110, digit line 115, and sense component 125 described with reference to Figures 1, 2, or 4-7. Memory controller 140 may also be in electronic communication with reference switch 233, isolation switch 231, and switch 235, which may be examples of the reference switch 233, isolation switch 231, and switch 235, respectively, described with reference to Figures 2 or 4-7, Memory controller 140 may provide a reference signal VBLREF to the sense component 125 through the reference switch 233. The components of memory array 100 may be in electronic communication with each other and may perform the functions described with reference to Figures 1 -7.

[089] Memory controller 140 may be configured to activate word lines 110 or digit lines 115 by applying voltages to the word and digit lines. For example, biasing component 905 may be configured to apply a voltage to operate memory cell 105 to read or write memory cell 105 as described above, in some cases, memory controller 140 may include a row decoder, column decoder, or both, as described with reference to Figure 1. This may enable memory controller 140 to access one or more memory cells 105. Biasing component 905 may also provide a reference signal VBLREF to sense component 125. Additionally, biasing component 905 may provide voltage potentials for the operation of sense component 125.

[090] Memory controller 140 may activate isolation switch 231 based on receiving the access operation request for the ferroelectric memory cell 105— that is, memory controller 140 may electrically connect memory cell 105 to sense component 125. Memory controller 140 may further determine a logic state of the ferroelectric memory cell 105 based on activating sense component 125, and write the logic state of the ferroelectric memory cell 105 back to the ferroelectric memory cell 105.

[091] In some cases, memory controller 140 may perform its operations using timing component 910. For example, timing component 910 may control the timing of the various word line selections or cell top biasing, including timing for switching and voltage application to perform the memory functions, such as reading and writing, discussed herein. In some cases, timing component 910 may control the operations of biasing component 90 .

] Sense component 125 may compare a signal from memory- cell 105 (through digit line 115) with the voltage of a reference signal VBLREF. The reference signal VBLREF may have a voltage with a value between the two sense voltages, as described with reference to Figures 2, 4 A, and 4B. Upon determining the logic state, the sense component 125 may latch the output, where it may be used in accordance with the operations of an electronic device that memory array 100 is a part.

] Figure 10 illustrates a system. 1000 that supports a ferroelectric memory in accordance with various embodiments of the present disclosure. System 1000 includes a device 1005, which may be or include a printed circuit board to connect or physically support various components. Device 1005 may be a computer, notebook computer, laptop, tablet computer, mobile phone, or the like. Device 1005 includes a memory array 100, which may be an example of memory array 100 as described with reference to Figures 1 and 9. Memory array 100 may contain memory controller 140 and memory ceii(s) 105, which may be examples of memory controller 140 described with reference to Figures 1 and 9 and memory cells 105 described with reference to FIG. 1, 2, and 4-9. Device 1005 may also include a processor 1010, BIOS component 1015, peripheral component(s) 1020, and input/output control component 1025. The components of device 1005 may be in electronic communication with one another through bus 1030.

] Processor 1010 may be configured to operate memory array 100 through memory controller 140. In some cases, processor 1010 may perform the functions of memory controller 140 described with reference to Figures 1 and 9. In other cases, memory controller 140 may be integrated into processor 1010. Processor 1010 may be a general-purpose processor, a digital signal processor (DSP), an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or it may be a combination of these types of components. The processor 1010 may perform various functions and operate the memory array 100 as described herein. Processor 1010 may, for example, be configured to execute computer-readable instructions stored in memory array 100 to cause device 1005 perform various functions or tasks.

[095] BIOS component 1015 may be a software component that includes a basic input/output system (BIOS) operated as firmware, which may initialize and run various hardware components of system 1000. BIOS component 1015 may also manage data flow between processor 1010 and the various components, e.g., peripheral components 1020, input/output control component 1025, etc. BIOS component 1015 may include a program or software stored in read-only memory (ROM), flash memor ', or any other non-volatile memory.

[096] Peripheral components) 1020 may be any input or output device, or an interface for such devices, that is integrated into device 1005. Examples may include disk controllers, sound controller, graphics controller, Ethernet controller, modem, universal serial bus (USB) controller, a serial or parallel port, or peripheral card slots, such as peripheral component interconnect (PCI) or accelerated graphics port (AGP) slots.

[097] Input/output control component 1025 may manage data communication between processor 1010 and peripheral component(s) 1020, input devices 1035, or output devices 1040. Input/output control component 1025 may also manage peripherals not integrated into device 1005. In some cases, input/output control component 1025 may represent a physical connection or port to the external peripheral.

[098] Input 1035 may represent a device or signal external to device 1005 that provides input to device 1005 or its components. This may include a user interface or interface with or between other devices. In some cases, input 1035 may be a peripheral that interfaces with device 1005 via peripheral component(s) 1020 or may be managed by input/output control component 1025.

[099] Output 1040 may represent a device or signal external to device 1005 configured to receive output from device 1005 or any of its components. Examples of output 1040 may include a display, audio speakers, a printing device, another processor or printed circuit board, etc. In some cases, output 1 40 may be a peripheral that interfaces with device 1005 via peripheral components) 1020 or may be managed by input/output control component 1025. [0100] The components of memory controller 140, device 1005, and memory array 100 may be made up of circuitry designed to cany out their functions. This may include vanous circuit elements, for example, conductive lines, transistors, capacitors, inductors, resistors, amplifiers, or other active or inactive elements, configured to cany out the functions described herein.

[0101 ] From the foregoing it will be appreciated that, although specific embodiments of the disclosure have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the disclosure. Accordingly, the disclosure is not limited except as by the appended claims.