CIRCUIT AND METHOD FOR MONITORING THE STATUS OF A CLOCK SIGNAL

Title:

CIRCUIT AND METHOD FOR MONITORING THE STATUS OF A CLOCK SIGNAL

Document Type and Number:

WIPO Patent Application WO2006104770

Kind Code:

B1

Abstract:

The method includes supplying a pair of clock signals to a clock monitor circuit (300), which is configured for monitoring a status of one clock signal relative to the other. The status indicates whether the frequency of the one clock signal is faster, slower or substantially equal to the frequency of the other clock signal. Once determined, the status may be stored as a bit pattern within a status register (290), which is operatively coupled to the clock monitor circuit. This enables the status to be read by detecting a logic state of one or more bits within the status register.

More Like This:

JP3327249	[Title of Invention] PLL Circuit
WO/2002/099971	SEMICONDUCTOR INTEGRATED CIRCUIT
WO/1992/000558	APPARATUS FOR GENERATING MULTIPLE PHASE CLOCK SIGNALS AND PHASE DETECTOR AND RECOVERY APPARATUS THEREFOR

Inventors:

LI GABRIEL M (US)
RICHMOND GREG J (US)
RAMAN SANGEETA (US)

Application Number:

PCT/US2006/010252

Publication Date:

May 10, 2007

Filing Date:

March 21, 2006

Export Citation:

Click for automatic bibliography generation Help

Assignee:

CYPRESS SEMICONDUCTOR CORP (US)
LI GABRIEL M (US)
RICHMOND GREG J (US)
RAMAN SANGEETA (US)

International Classes:

H03D13/00; G01R23/00

Download PDF:

View/Download PDF PDF Help

Previous Patent: LIQUID POLYMERIC COATING COMPOSITIONS AND AIR BAGS COATED THEREWITH

Next Patent: SYSTEM AND METHOD FOR MONITORING AND REACTING TO PEER-TO-PEER NETWORK METRICS