Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
COMPLIANT INTERCONNECT PILLARS WITH ORIENTATION OR GEOMETRY DEPENDENT ON THE POSITION ON A DIE OR FORMED WITH A PATTERNED STRUCTURE BETWEEN THE PILLAR AND A DIE PAD FOR REDUCTION OF THERMAL STRESS
Document Type and Number:
WIPO Patent Application WO/2013/013204
Kind Code:
A3
Abstract:
Pillars (300, 306, 502) having a directed compliance geometry are arranged to couple a semiconductor die (400, 500) to a substrate. The direction of maximum compliance of each pillar (300, 306, 502) may be aligned with the direction of maximum stress caused by unequal thermal expansion and contraction of the semiconductor die (400, 500) and the substrate. Pillars (300, 306, 502) may be designed and constructed with various shapes having particular compliance characteristics and particular directions (302, 304, 308, 310, 504) of maximum compliance. The shape and orientation of the pillars (300, 306, 502) may be selected as a function of their location on a die (400, 500) to accommodate the direction and magnitude of stress at their location. Pillars (610) may also be fabricated with particular shapes by patterning a material (604) such as a passivation material on a pad on a die (600) to increase the surface area upon which the pillar (610) is plated or deposited.

Inventors:
BAO ZHONGPING (US)
BURRELL JAMES D (US)
GU SHIQUN (US)
Application Number:
PCT/US2012/047722
Publication Date:
March 14, 2013
Filing Date:
July 20, 2012
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
QUALCOMM INC (US)
BAO ZHONGPING (US)
BURRELL JAMES D (US)
GU SHIQUN (US)
International Classes:
H01L21/60; H01L23/485
Domestic Patent References:
WO2004051748A12004-06-17
WO2005066391A12005-07-21
Foreign References:
EP0514723A11992-11-25
JPH0697347A1994-04-08
JP2001156097A2001-06-08
JP2007242782A2007-09-20
JP2821777B21998-11-05
JPH11340352A1999-12-10
JP2007142017A2007-06-07
JPH03190238A1991-08-20
US20060001159A12006-01-05
JP2709494B21998-02-04
US20050167832A12005-08-04
US7902666B12011-03-08
US6493238B12002-12-10
US20050253264A12005-11-17
US20060186519A12006-08-24
EP1011141A22000-06-21
US20030085133A12003-05-08
US20070207608A12007-09-06
JP2004014778A2004-01-15
Other References:
MOFFAT T P ET AL: "Curvature Enhanced Adsorbate Coverage Model for Electrodeposition", JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 153, no. 2, 2006, pages C127 - C132, XP008069097, ISSN: 0013-4651, DOI: 10.1149/1.2165580
GHULGHAZARYAN R ET AL: "Physics based full-chip scale modeling of copper electrochemical deposition", ARMENIAN JOURNAL OF PHYSICS, vol. 1, no. 2, 2008, pages 169 - 173, XP055048120, ISSN: 1829-1171
Attorney, Agent or Firm:
GALLARDO, Michelle S. (San Diego, California, US)
Download PDF:



 
Previous Patent: REDIRECTING INFORMATION

Next Patent: SELECTIVE-SAMPLING RECEIVER