DATA RECEPTION DEVICE - SONY SEMICONDUCTOR SOLUTIONS CORP

Title:

DATA RECEPTION DEVICE

Document Type and Number:

WIPO Patent Application WO/2022/102334

Kind Code:

A1

Abstract:

A data reception device of the present disclosure comprises: a first phase adjustment circuit that adjusts a phase between a plurality of data signals received via a plurality of data signal lines; and a second phase adjustment circuit that adjusts a phase of a clock signal received via a clock signal line with respect to a plurality of data signals after the phase between the plurality of data signals is adjusted by the first phase adjustment circuit.

More Like This:

JPS5271102	DEVICE FOR CONTROLLING CLOCK PULSE PHASES OF TRANSMITTER AND RECEIVER OF TRANSMITTER RECEIVER
JP4018671	Methods and devices that provide signal acquisition and frame synchronization in a layered modulation scheme
WO/2007/079640	CONGESTION CONTROL METHOD FOR THE REVERSE INTERFACE BETWEEN THE BTS AND THE BSC, THE DEVICE AND THE TRANSCEIVER BASE STATION THEREOF

Inventors:

YANASE NAOTO (JP)
DOUKE KAZUTOSHI (JP)
WATANABE YASUHIRO (JP)
TAKAHASHI RYO (JP)

Application Number:

PCT/JP2021/038046

Publication Date:

May 19, 2022

Filing Date:

October 14, 2021

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SONY SEMICONDUCTOR SOLUTIONS CORP (JP)

International Classes:

H04L7/00; H03K5/00; H04L25/02

Foreign References:

JPH07154381A	1995-06-16
JP2016538747A	2016-12-08
JP2009239438A	2009-10-15
JPH11275066A	1999-10-08
US20170346617A1	2017-11-30

Attorney, Agent or Firm:

TSUBASA PATENT PROFESSIONAL CORPORATION (JP)

Download PDF:

View/Download PDF PDF Help

Previous Patent: POROUS OXIDE SEMICONDUCTOR PARTICLES

Next Patent: METHOD FOR MANUFACTURING POROUS METAL BONDED GRINDSTONE, AND METHOD FOR MANUFACTURING POROUS METAL B...