Title:
DISTRIBUTED PROCESSING NODE AND DISTRIBUTED PROCESSING SYSTEM
Document Type and Number:
WIPO Patent Application WO/2021/199396
Kind Code:
A1
Abstract:
A distributed processing node (102) is provided with: a computing device (103) that calculates gradient data of a loss function from an output result obtained by inputting learning data to a model to be learned; an interconnect device (104) that aggregates the gradient data from other distributed processing nodes (102); a computing function unit (106) that is provided in a bus device (105) and carries out processing of the gradient data from the computing device (103); and a DMA controller (108) that controls DMA transfer of the gradient data between the computing device (103) and the bus device (105), and DMA transfer of the gradient data between the bus device (105) and the interconnect device (104).
Inventors:
ITO TSUYOSHI (JP)
TANAKA KENJI (JP)
ARIKAWA YUKI (JP)
TERADA KAZUHIKO (JP)
SAKAMOTO TAKESHI (JP)
TANAKA KENJI (JP)
ARIKAWA YUKI (JP)
TERADA KAZUHIKO (JP)
SAKAMOTO TAKESHI (JP)
Application Number:
PCT/JP2020/015157
Publication Date:
October 07, 2021
Filing Date:
April 02, 2020
Export Citation:
Assignee:
NIPPON TELEGRAPH & TELEPHONE (JP)
International Classes:
G06N3/08
Domestic Patent References:
| WO2019181374A1 | 2019-09-26 | |||
| WO2020003849A1 | 2020-01-02 |
Other References:
TAKEMOTO KAZUMA, MATSUTANI HIROKI: "A Case for Updating Parameter of Deep Learning Using FPGA Based Switch", IPSJ SYMPOSIUM SERIES: PROCEEDINGS OF 2017 EMBEDDED SYSTEMS SYMPOSIUM (ESS2017), vol. 2017, 24 August 2017 (2017-08-24), Japan, pages 13 - 16, XP055937968
Attorney, Agent or Firm:
YAMAKAWA, Shigeki et al. (JP)
Download PDF:
Previous Patent: VIDEO GENERATING DEVICE, VIDEO GENERATING METHOD, AND PROGRAM
Next Patent: DEFECT INSPECTION APPARATUS AND DEFECT INSPECTION METHOD
Next Patent: DEFECT INSPECTION APPARATUS AND DEFECT INSPECTION METHOD