Title:
ELECTROLYTIC CAPACITOR
Document Type and Number:
WIPO Patent Application WO/2022/168770
Kind Code:
A1
Abstract:
An electrolytic capacitor 1 according to the present invention is provided with: a resin molded body 9 which is provided with a multilayer body 30 that comprises a capacitor element 20 and a sealing resin 8 that seals the periphery of the multilayer body 30; and a positive external electrode 11 and a negative external electrode 13, which are provided on outer surfaces 9a, 9b of the resin molded body 9. The capacitor element 20 comprises: a valve-acting metal substrate 4 which has a core part 4a and a porous part 4b that is formed along the surface of the core part, and an end of which is exposed in the outer surface 9a of the resin molded body 9; a dielectric layer 5 which is formed on the porous part 4b; a solid electrolyte layer 7a which is formed on the dielectric layer 5; and a conductive layer 7b which is formed on the solid electrolyte layer 7a. The negative external electrode 13 is electrically connected to the conductive layer 7b. The positive external electrode 11 comprises a first electrode layer 11a which is in direct contact with the core part 4a of the valve-acting metal substrate 4. The first electrode layer 11a contains flattened particles 15, each of which has an aspect ratio of 2 or more, and the major axis direction of which is along the outer surface 9a in a cross-section that contains the first electrode layer 11a, while being perpendicular to the main surface of the valve-acting metal substrate 4 and to the outer surface 9a, in which the valve-acting metal substrate 4 is exposed, among the outer surfaces of the resin molded body 9.
More Like This:
| JP5955903 | Lamination ceramic capacitor |
| JP2012114395 | MULTILAYER CERAMIC CAPACITOR |
| JP5282678 | Laminated electronic components and their manufacturing methods |
Inventors:
ARITOMI KATSUTOMO (JP)
YOSHINO YOSHIMASA (JP)
YOSHINO YOSHIMASA (JP)
Application Number:
PCT/JP2022/003495
Publication Date:
August 11, 2022
Filing Date:
January 31, 2022
Export Citation:
Assignee:
MURATA MANUFACTURING CO (JP)
International Classes:
H01G4/232; H01G4/30; H01G9/008; H01G9/012; H01G9/15
Domestic Patent References:
| WO2020174847A1 | 2020-09-03 | |||
| WO2013128957A1 | 2013-09-06 |
Foreign References:
| JP2014209551A | 2014-11-06 |
Attorney, Agent or Firm:
YASUTOMI & ASSOCIATES (JP)
Download PDF:
Previous Patent: ELECTROLYTIC CAPACITOR AND METHOD FOR MANUFACTURING ELECTROLYTIC CAPACITOR
Next Patent: MANUFACTURING METHOD OF DISPLAY AND DISPLAY
Next Patent: MANUFACTURING METHOD OF DISPLAY AND DISPLAY