Title:
FAST MULTI-FORMAT ADDER
Document Type and Number:
WIPO Patent Application WO2000049494
Kind Code:
A9
Abstract:
An adder which accepts operand data in multiple word-size formats and which generates sum outputs at speeds substantially independent of the format or formats of the data. In general, if the maximum word-size of the adder is N bits, it will perform two N/2-bit additions, four N/4-bit additions, etc. A combination of a carry-select algorithm and a forward carry calculation method generate a carry-out value from a given set of input operand bits independently of the sum value of the inputs. In a first aspect, such an adder for generating the sum of two operands comprises a plurality of substantially identical adder modules diposed in pairs, a first adder in each pair having a carry input set to a logical zero value and a second adder in each pair having a carry input set to a logical one value; the adder modules generating substantially all possible sum and carry output values from operand and carry input values; and a multiplexer network selects from the possible sum and carry outputs the correct values to provide the sum of the operands. Circuitry is provided for forced setting the carry-out values from modules to operand-independent logic levels. This allows modules to be operated independently of one another, permitting multi-format use of the modules to form adders of selectable word size.
More Like This:
Inventors:
WERTHEIM ELON
OHANA ERIC
OHANA ERIC
Application Number:
PCT/US2000/003879
Publication Date:
March 14, 2002
Filing Date:
February 15, 2000
Export Citation:
Assignee:
ANALOG DEVICES INC (US)
International Classes:
G06F7/50; G06F7/507; (IPC1-7): G06F7/52
Download PDF:
Previous Patent: ANTI-PROSTATE STEM CELL ANTIGEN (PSCA) ANTIBODY COMPOSITIONS AND METHODS OF USE
Next Patent: PATCHING OF A READ ONLY MEMORY
Next Patent: PATCHING OF A READ ONLY MEMORY