Title:
PATCHING OF A READ ONLY MEMORY
Document Type and Number:
WIPO Patent Application WO2000049495
Kind Code:
A3
Abstract:
A processing device includes a ROM having program instructions and at least one jump instruction stored therein, a patch program for patching the program instructions in the ROM, a RAM capable of storing the patch program and a patch vector table that indicates the location of the patch program. A processor executes the program instructions in the program ROM and uses the patch vector table to execute the patch program when one of the jump instructions is reached. The patch program may be stored in the RAM and the patch vector table may point to the address in the RAM at which the patch program is stored so that the processor jumps directly to the RAM to execute the patch program when it reaches the one of the jump instructions. Likewise, a patch engine may be used to locate a specified patch program, load the specified patch program into the RAM and execute the specified patch program when the processor reaches the one of the jump instructions.
Inventors:
SCHURECHT KURT
BENNETT STEVEN W
PORTER JAMES L
BENNETT STEVEN W
PORTER JAMES L
Application Number:
PCT/US2000/000683
Publication Date:
December 14, 2000
Filing Date:
January 11, 2000
Export Citation:
Assignee:
PRAIRIECOMM INC (US)
International Classes:
G06F9/26; G06F9/445; (IPC1-7): G06F9/26; G06F12/06; G06F9/42
Domestic Patent References:
| WO1998057255A1 | 1998-12-17 |
Foreign References:
| JPH0573292A | 1993-03-26 |
Other References:
"MAINTAINABLE ROS CODE THROUGH THE COMBINATION OF ROM AND EEPROM", IBM TECHNICAL DISCLOSURE BULLETIN,US,IBM CORP. NEW YORK, vol. 32, no. 9A, 1 February 1990 (1990-02-01), pages 273 - 276, XP000083070, ISSN: 0018-8689
ANONYMOUS: "Method of Customizing Patches for Each Hardware Configuration", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 27, no. 4A, 1 September 1984 (1984-09-01), New York, US, pages 2187 - 2188, XP002144886
"OPTIMIZED USE OF CODE PATCH STORAGE", IBM TECHNICAL DISCLOSURE BULLETIN,US,IBM CORP. NEW YORK, vol. 36, no. 5, 1 May 1993 (1993-05-01), pages 469 - 470, XP000409063, ISSN: 0018-8689
ANONYMOUS: "Method of Customizing Patches for Each Hardware Configuration", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 27, no. 4A, 1 September 1984 (1984-09-01), New York, US, pages 2187 - 2188, XP002144886
"OPTIMIZED USE OF CODE PATCH STORAGE", IBM TECHNICAL DISCLOSURE BULLETIN,US,IBM CORP. NEW YORK, vol. 36, no. 5, 1 May 1993 (1993-05-01), pages 469 - 470, XP000409063, ISSN: 0018-8689
Download PDF:
Previous Patent: FAST MULTI-FORMAT ADDER
Next Patent: DATA PROCESSOR WITH A CONFIGURABLE FUNCTIONAL UNIT AND METHOD USING SUCH A DATA PROCESSOR
Next Patent: DATA PROCESSOR WITH A CONFIGURABLE FUNCTIONAL UNIT AND METHOD USING SUCH A DATA PROCESSOR