Title:
FERROELECTRIC GATE DEVICE
Document Type and Number:
WIPO Patent Application WO/2004/010503
Kind Code:
A1
Abstract:
A ferroelectric gate device includes a ferroelectric capacitor (1), a switch element (2) functioning as a resistor or a capacitor according to a voltage applied, a field effect transistor (6) having a source, drain, and a gate. The ferroelectric capacitor (1) has one end having an input terminal (IN). The other end of the ferroelectric capacitor (1) is connected to one end of the switch element (2). The other end of the switch element (2) is connected to the gate of the field effect transistor (6). When voltage is applied to the input terminal and a voltage equal to or above the coercive voltage (Vc) of the ferroelectric substance of the ferroelectric capacitor (1) is applied to the ferroelectric capacitor (1), the switch element (2) functions as a resistor. When voltage is applied to the input terminal and a voltage smaller than the coercive voltage (Vc) of the ferroelectric substance of the ferroelectric capacitor (1) is applied to the ferroelectric capacitor (1), the switch element (2) functions as a capacitor.
Inventors:
TOYODA KENJI (JP)
OHTSUKA TAKASHI (JP)
OHTSUKA TAKASHI (JP)
Application Number:
PCT/JP2003/008951
Publication Date:
January 29, 2004
Filing Date:
July 15, 2003
Export Citation:
Assignee:
MATSUSHITA ELECTRIC IND CO LTD (JP)
TOYODA KENJI (JP)
OHTSUKA TAKASHI (JP)
TOYODA KENJI (JP)
OHTSUKA TAKASHI (JP)
International Classes:
G11C11/22; H01L21/8246; H01L27/105; H01L29/866; H03K17/62; (IPC1-7): H01L27/105; H01L29/866
Foreign References:
| JPH04171758A | 1992-06-18 | |||
| JP2003173673A | 2003-06-20 |
Attorney, Agent or Firm:
Saegusa, Eiji (1-7-1 Doshomachi, Chuo-k, Osaka-shi Osaka, JP)
Download PDF:
Previous Patent: HYBRID INTEGRATED CIRCUIT DEVICE
Next Patent: SOI WAFER AND PRODUCTION METHOD THEREFOR
Next Patent: SOI WAFER AND PRODUCTION METHOD THEREFOR