Title:
INTEGRATED DIGITAL CIRCUIT AND METHOD FOR VERIFYING A SIGNAL FROM AN INTEGRATED DIGITAL CIRCUIT ON AN ERROR
Document Type and Number:
WIPO Patent Application WO2002099445
Kind Code:
A3
Abstract:
The invention relates to an integrated digital circuit, whereby in normal operating mode an expected signal value is determined by means of a model. Parameters for the model are fixed during a special operating mode of the digital circuit, characterised in having a lower fault incidence than the normal operating mode.
Inventors:
WERNER CHRISTOPH (DE)
Application Number:
PCT/DE2002/002087
Publication Date:
April 10, 2003
Filing Date:
June 07, 2002
Export Citation:
Assignee:
INFINEON TECHNOLOGIES AG (DE)
WERNER CHRISTOPH (DE)
WERNER CHRISTOPH (DE)
International Classes:
G01R31/317; G01R31/3187; (IPC1-7): G01R31/3187
Foreign References:
| EP0898284A2 | 1999-02-24 | |||
| US5255208A | 1993-10-19 |
Download PDF:
Previous Patent: DEVICE FOR MEASURING FREQUENCY
Next Patent: METHOD AND APPARATUS FOR CONTROLLING A MAGNETICALLY ACTUATED POWER SWITCHING DEVICE
Next Patent: METHOD AND APPARATUS FOR CONTROLLING A MAGNETICALLY ACTUATED POWER SWITCHING DEVICE