Title:
LOW SWING CURRENT MODE LOGIC FAMILY
Document Type and Number:
WIPO Patent Application WO2005112263
Kind Code:
A3
Abstract:
The present invention provides a low swing current mode logic circuit comprising: a current mode logic block having data inputs and outputs; a pre-charging circuit for pre-charging the outputs; a dynamic current source; an evaluation circuit for evaluating the logic block during an evaluation phase; and, a feedback path arranged between the outputs and the dynamic current source which is responsive to a difference between the outputs. The simplicity of generating the low swing, achieved by the feedback which may be implemented by only two transistors, is in contrast with the complexity introduced by some methods used by other logic styles for achieving low swing.
Inventors:
HASSOUNE IIHAM (BE)
LEGAT JEAN-DIDIER (BE)
LEGAT JEAN-DIDIER (BE)
Application Number:
PCT/BE2005/000077
Publication Date:
December 22, 2005
Filing Date:
May 13, 2005
Export Citation:
Assignee:
UNIV CATHOLIQUE DE LUOVAIN (BE)
HASSOUNE IIHAM (BE)
LEGAT JEAN-DIDIER (BE)
HASSOUNE IIHAM (BE)
LEGAT JEAN-DIDIER (BE)
International Classes:
H03K19/017; H03K19/094; H03K19/096; H03K19/173; (IPC1-7): H03K19/096
Foreign References:
| US6028454A | 2000-02-22 |
Other References:
ALLAM M W ET AL: "DYNAMIC CURRENT MODE LOGIC (DYCML): A NEW LOW-POWER HIGH-PERFORMANCE LOGIC STYLE", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 36, no. 3, March 2001 (2001-03-01), pages 550 - 558, XP001222600, ISSN: 0018-9200
GUO Y B ET AL: "Voltage comparator circuits for multiple-valued CMOS logic", PROCEEDINGS 2002 32ND.IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC. ISMVL 2002. BOSTON, MA, MAY 15 - 18, 2002, INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC. ISMVL, LOS ALAMITOS, CA : IEEE COMP. SOC, US, 15 May 2002 (2002-05-15), pages 67 - 73, XP010707555, ISBN: 0-7695-1462-6
GUO Y B ET AL: "Voltage comparator circuits for multiple-valued CMOS logic", PROCEEDINGS 2002 32ND.IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC. ISMVL 2002. BOSTON, MA, MAY 15 - 18, 2002, INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC. ISMVL, LOS ALAMITOS, CA : IEEE COMP. SOC, US, 15 May 2002 (2002-05-15), pages 67 - 73, XP010707555, ISBN: 0-7695-1462-6
Download PDF:
Previous Patent: SELECTOR CIRCUIT
Next Patent: ARCHITECTURE AND METHODS FOR COMPUTING WITH NANOMETER SCALE RECONFIGURABLE RESISTOR CROSSBAR SWITCHE...
Next Patent: ARCHITECTURE AND METHODS FOR COMPUTING WITH NANOMETER SCALE RECONFIGURABLE RESISTOR CROSSBAR SWITCHE...